{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T15:55:51Z","timestamp":1743004551332,"version":"3.40.3"},"publisher-location":"Singapore","reference-count":17,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789811359491"},{"type":"electronic","value":"9789811359507"}],"license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-981-13-5950-7_16","type":"book-chapter","created":{"date-parts":[[2019,1,24]],"date-time":"2019-01-24T21:31:33Z","timestamp":1548365493000},"page":"186-197","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":6,"title":["Enhanced Logical Locking for a Secured Hardware IP Against Key-Guessing Attacks"],"prefix":"10.1007","author":[{"given":"R.","family":"Sree Ranjani","sequence":"first","affiliation":[]},{"given":"M.","family":"Nirmala Devi","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,1,25]]},"reference":[{"key":"16_CR1","volume-title":"Essentials of electronic testing for digital, memory and mixed- signal VLSI circuits","author":"M Bushnell","year":"2004","unstructured":"Bushnell, M., Agrawal, V.: Essentials of electronic testing for digital, memory and mixed- signal VLSI circuits, vol. 17. Springer Science & Business Media, Boston (2004)"},{"issue":"2","key":"16_CR2","doi-asserted-by":"publisher","first-page":"260","DOI":"10.1109\/TETC.2017.2654268","volume":"5","author":"RS Chakraborty","year":"2017","unstructured":"Chakraborty, R.S., Pagliarini, S., Mathew, J., Sree Ranjani, R., Nirmala Devi, M.: A flexible online checking technique to enhance hardware trojan horse detectability by reliability analysis. IEEE Trans. Emerg. Topics Comput. 5(2), 260\u2013270 (2017)","journal-title":"IEEE Trans. Emerg. Topics Comput."},{"doi-asserted-by":"crossref","unstructured":"Dupuis, S., Ba, P.S., Di Natale, G., Flottes, M.L., Rouzeyre, B.: A novel hardware logic encryption technique for thwarting illegal overproduction and hardware trojans. In: 2014 IEEE 20th International On-Line Testing Symposium (IOLTS), pp. 49\u201354. IEEE (2014)","key":"16_CR3","DOI":"10.1109\/IOLTS.2014.6873671"},{"unstructured":"Guide, D.V.U., Version, D.: March 2010. synopsys R (2010)","key":"16_CR4"},{"unstructured":"Jose, S.: Innovation is at risk as semiconductor equipment and materials. Semiconductor Equipment and Material Industry(SEMI) (2008)","key":"16_CR5"},{"doi-asserted-by":"crossref","unstructured":"Kahng, A.B., Lach, J., Mangione-Smith, W.H., Mantik, S., Markov, I.L., Potkonjak, M., Tucker, P., Wang, H., Wolfe, G.: Watermarking techniques for intellectual property protection. In: 1998, Proceedings of Design Automation Conference, pp. 776\u2013781. IEEE (1998)","key":"16_CR6","DOI":"10.1145\/277044.277240"},{"doi-asserted-by":"crossref","unstructured":"Lee, Y.W., Touba, N.A.: Improving logic obfuscation via logic cone analysis. In: 2015 16th Latin-American Test Symposium (LATS), pp. 1\u20136. IEEE (2015)","key":"16_CR7","DOI":"10.1109\/LATW.2015.7102410"},{"doi-asserted-by":"crossref","unstructured":"Rajendran, J., Pino, Y., Sinanoglu, O., Karri, R.: Logic encryption: a fault analysis perspective. In: Proceedings of the Conference on Design, Automation and Test in Europe, pp. 953\u2013958. EDA Consortium (2012)","key":"16_CR8","DOI":"10.1109\/DATE.2012.6176634"},{"issue":"2","key":"16_CR9","doi-asserted-by":"publisher","first-page":"410","DOI":"10.1109\/TC.2013.193","volume":"64","author":"J Rajendran","year":"2015","unstructured":"Rajendran, J., Zhang, H., Zhang, C., Rose, G.S., Pino, Y., Sinanoglu, O., Karri, R.: Fault analysis-based logic encryption. IEEE Trans. Comput. 64(2), 410\u2013424 (2015)","journal-title":"IEEE Trans. Comput."},{"doi-asserted-by":"crossref","unstructured":"Rajendran, J.J., Sinanoglu, O., Karri, R.: Is split manufacturing secure? In: Proceedings of the Conference on Design, Automation and Test in Europe, pp. 1259\u20131264. EDA Consortium (2013)","key":"16_CR10","DOI":"10.7873\/DATE.2013.261"},{"issue":"8","key":"16_CR11","doi-asserted-by":"publisher","first-page":"1283","DOI":"10.1109\/JPROC.2014.2335155","volume":"102","author":"M Rostami","year":"2014","unstructured":"Rostami, M., Koushanfar, F., Karri, R.: A primer on hardware security: models, methods, and metrics. Proc. IEEE 102(8), 1283\u20131295 (2014)","journal-title":"Proc. IEEE"},{"issue":"10","key":"16_CR12","doi-asserted-by":"publisher","first-page":"30","DOI":"10.1109\/MC.2010.284","volume":"43","author":"JA Roy","year":"2010","unstructured":"Roy, J.A., Koushanfar, F., Markov, I.L.: Ending piracy of integrated circuits. Computer 43(10), 30\u201338 (2010)","journal-title":"Computer"},{"doi-asserted-by":"crossref","unstructured":"Salmani, H., Tehranipoor, M., Plusquellic, J.: New design strategy for improving hardware trojan detection and reducing trojan activation time. In: 2009 IEEE International Workshop on Hardware-Oriented Security and Trust, HOST 2009, pp. 66\u201373. IEEE (2009)","key":"16_CR13","DOI":"10.1109\/HST.2009.5224968"},{"issue":"1\/2","key":"16_CR14","first-page":"7","volume":"84","author":"R Sree Ranjani","year":"2017","unstructured":"Sree Ranjani, R., Nirmala Devi, M.: Malicious hardware detection and design for trust: an analysis. Elektrotehniski Vestnik 84(1\/2), 7 (2017)","journal-title":"Elektrotehniski Vestnik"},{"doi-asserted-by":"crossref","unstructured":"Subramanyan, P., Ray, S., Malik, S.: Evaluating the security of logic encryption algorithms. In: 2015 IEEE International Symposium on Hardware Oriented Security and Trust (HOST), pp. 137\u2013143. IEEE (2015)","key":"16_CR15","DOI":"10.1109\/HST.2015.7140252"},{"issue":"7","key":"16_CR16","doi-asserted-by":"publisher","first-page":"66","DOI":"10.1109\/MC.2010.369","volume":"44","author":"M Tehranipoor","year":"2011","unstructured":"Tehranipoor, M., Salmani, H., Zhang, X., Wang, M., Karri, R., Rajendran, J., Rosenfeld, K.: Trustworthy hardware: trojan detection and design-for-trust challenges. Computer 44(7), 66\u201374 (2011)","journal-title":"Computer"},{"issue":"9","key":"16_CR17","doi-asserted-by":"publisher","first-page":"1411","DOI":"10.1109\/TCAD.2015.2511144","volume":"35","author":"M Yasin","year":"2016","unstructured":"Yasin, M., Rajendran, J.J., Sinanoglu, O., Karri, R.: On improving the security of logic locking. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 35(9), 1411\u20131424 (2016)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-13-5950-7_16","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,20]],"date-time":"2019-05-20T23:43:07Z","timestamp":1558395787000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-13-5950-7_16"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"ISBN":["9789811359491","9789811359507"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/978-981-13-5950-7_16","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2019]]},"assertion":[{"value":"25 January 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VDAT","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on VLSI Design and Test","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Madurai","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"India","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2018","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"28 June 2018","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"30 June 2018","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"22","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vdat2018","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/vdat2018.tce.edu","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}