{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,2]],"date-time":"2026-01-02T07:44:17Z","timestamp":1767339857829,"version":"3.40.3"},"publisher-location":"Singapore","reference-count":17,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789811359491"},{"type":"electronic","value":"9789811359507"}],"license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-981-13-5950-7_18","type":"book-chapter","created":{"date-parts":[[2019,1,24]],"date-time":"2019-01-24T21:31:33Z","timestamp":1548365493000},"page":"210-220","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["A VLSI Architecture for the PRESENT Block Cipher with FPGA and ASIC Implementations"],"prefix":"10.1007","author":[{"given":"Jai Gopal","family":"Pandey","sequence":"first","affiliation":[]},{"given":"Tarun","family":"Goel","sequence":"additional","affiliation":[]},{"given":"Mausam","family":"Nayak","sequence":"additional","affiliation":[]},{"given":"Chhavi","family":"Mitharwal","sequence":"additional","affiliation":[]},{"given":"Sajid","family":"Khan","sequence":"additional","affiliation":[]},{"given":"Santosh Kumar","family":"Vishvakarma","sequence":"additional","affiliation":[]},{"given":"Abhijit","family":"Karmakar","sequence":"additional","affiliation":[]},{"given":"Raj","family":"Singh","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,1,25]]},"reference":[{"key":"18_CR1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-51482-6","volume-title":"Enabling the Internet of Things. From Integrated Circuits to Integrated Systems","year":"2017","unstructured":"Alioto, M. (ed.): Enabling the Internet of Things. From Integrated Circuits to Integrated Systems. Springer, Cham (2017). \n                    https:\/\/doi.org\/10.1007\/978-3-319-51482-6"},{"issue":"5","key":"18_CR2","doi-asserted-by":"publisher","first-page":"78","DOI":"10.1109\/MC.2016.145","volume":"49","author":"W Shi","year":"2016","unstructured":"Shi, W., Dustdar, S.: The promise of edge computing. Computer 49(5), 78\u201381 (2016)","journal-title":"Computer"},{"key":"18_CR3","volume-title":"Introduction to Embedded Systems: A Cyber-Physical Systems Approach","author":"EA Lee","year":"2016","unstructured":"Lee, E.A., Seshia, S.A.: Introduction to Embedded Systems: A Cyber-Physical Systems Approach. MIT Press, Cambridge (2016)"},{"key":"18_CR4","volume-title":"Artificial Intelligence: A Modern Approach","author":"SJ Russell","year":"2016","unstructured":"Russell, S.J., Norvig, P.: Artificial Intelligence: A Modern Approach. Pearson Education Limited, Malaysia (2016)"},{"key":"18_CR5","doi-asserted-by":"crossref","unstructured":"Xu, T., Wendt, J.B., Potkonjak, M.: Security of IoT systems: design challenges and opportunities. In: Proceedings of the 2014 IEEE\/ACM International Conference on Computer-Aided Design, pp. 417\u2013423. IEEE Press (2014)","DOI":"10.1109\/ICCAD.2014.7001385"},{"key":"18_CR6","doi-asserted-by":"publisher","DOI":"10.1201\/b19311","volume-title":"Securing Cyber-Physical Systems","author":"A-SK Pathan","year":"2015","unstructured":"Pathan, A.-S.K.: Securing Cyber-Physical Systems. CRC Press, Boca Raton (2015)"},{"issue":"6","key":"18_CR7","doi-asserted-by":"publisher","first-page":"522","DOI":"10.1109\/MDT.2007.178","volume":"24","author":"T Eisenbarth","year":"2007","unstructured":"Eisenbarth, T., Kumar, S.: A survey of lightweight-cryptography implementations. IEEE Des. Test Comput. 24(6), 522\u2013533 (2007)","journal-title":"IEEE Des. Test Comput."},{"key":"18_CR8","unstructured":"ISO\/IEC 29192-2:2012. Information technology\u2013security techniques\u2013lightweight cryptography \u2013 part 2: Block ciphers"},{"key":"18_CR9","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"450","DOI":"10.1007\/978-3-540-74735-2_31","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2007","author":"A Bogdanov","year":"2007","unstructured":"Bogdanov, A., et al.: PRESENT: an ultra-lightweight block cipher. In: Paillier, P., Verbauwhede, I. (eds.) CHES 2007. LNCS, vol. 4727, pp. 450\u2013466. Springer, Heidelberg (2007). \n                    https:\/\/doi.org\/10.1007\/978-3-540-74735-2_31"},{"key":"18_CR10","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"89","DOI":"10.1007\/978-3-540-85893-5_7","volume-title":"Smart Card Research and Advanced Applications","author":"C Rolfes","year":"2008","unstructured":"Rolfes, C., Poschmann, A., Leander, G., Paar, C.: Ultra-lightweight implementations for smart devices \u2013 security for 1000 gate equivalents. In: Grimaud, G., Standaert, F.-X. (eds.) CARDIS 2008. LNCS, vol. 5189, pp. 89\u2013103. Springer, Heidelberg (2008). \n                    https:\/\/doi.org\/10.1007\/978-3-540-85893-5_7"},{"issue":"9","key":"18_CR11","doi-asserted-by":"publisher","first-page":"2544","DOI":"10.1109\/TCSI.2017.2686783","volume":"64","author":"Carlos Andres Lara-Nino","year":"2017","unstructured":"Lara-Nino, C.A., Diaz-Perez, A., Morales-Sandoval, M.: Lightweight hardware architectures for the PRESENT cipher in FPGA. IEEE Trans. Circ. Syst. I Reg. Papers 64, 2544\u20132555 (2017)","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"key":"18_CR12","doi-asserted-by":"crossref","unstructured":"Hanley, N., ONeill, M.: Hardware comparison of the ISO\/IEC 29192-2 block ciphers. In: IEEE Computer Society Annual Symposium on VLSI (ISVLSI) 2012, pp. 57\u201362. IEEE (2012)","DOI":"10.1109\/ISVLSI.2012.25"},{"key":"18_CR13","series-title":"Communications in Computer and Information Science","doi-asserted-by":"publisher","first-page":"270","DOI":"10.1007\/978-981-10-7470-7_27","volume-title":"VLSI Design and Test","author":"JG Pandey","year":"2017","unstructured":"Pandey, J.G., Goel, T., Karmakar, A.: An efficient VLSI architecture for PRESENT block cipher and its FPGA implementation. In: Kaushik, B.K., Dasgupta, S., Singh, V. (eds.) VDAT 2017. CCIS, vol. 711, pp. 270\u2013278. Springer, Singapore (2017). \n                    https:\/\/doi.org\/10.1007\/978-981-10-7470-7_27"},{"key":"18_CR14","unstructured":"Xilinx: Xilinx power estimator user guide"},{"key":"18_CR15","unstructured":"Xilinx: ISE design suite"},{"key":"18_CR16","unstructured":"Semi-conductor Laboratory (SCL), Gov. of India (2018)"},{"key":"18_CR17","unstructured":"Synopsys: Synopsys products (2018)"}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-13-5950-7_18","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,20]],"date-time":"2019-05-20T23:42:53Z","timestamp":1558395773000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-13-5950-7_18"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"ISBN":["9789811359491","9789811359507"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/978-981-13-5950-7_18","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2019]]},"assertion":[{"value":"25 January 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VDAT","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on VLSI Design and Test","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Madurai","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"India","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2018","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"28 June 2018","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"30 June 2018","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"22","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vdat2018","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/vdat2018.tce.edu","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}