{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T21:49:15Z","timestamp":1742939355089,"version":"3.40.3"},"publisher-location":"Singapore","reference-count":15,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789811359491"},{"type":"electronic","value":"9789811359507"}],"license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-981-13-5950-7_28","type":"book-chapter","created":{"date-parts":[[2019,1,24]],"date-time":"2019-01-24T21:31:33Z","timestamp":1548365493000},"page":"322-334","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["A Methodology to Design Online Testable Reversible Circuits"],"prefix":"10.1007","author":[{"given":"Mrinal","family":"Goswami","sequence":"first","affiliation":[]},{"given":"Govind","family":"Raj","sequence":"additional","affiliation":[]},{"given":"Aron","family":"Narzary","sequence":"additional","affiliation":[]},{"given":"Bibhash","family":"Sen","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,1,25]]},"reference":[{"issue":"6","key":"28_CR1","doi-asserted-by":"publisher","first-page":"525","DOI":"10.1147\/rd.176.0525","volume":"17","author":"CH Bennett","year":"1973","unstructured":"Bennett, C.H.: Logical reversibility of computation. IBM J. Res. Dev. 17(6), 525\u2013532 (1973)","journal-title":"IBM J. Res. Dev."},{"issue":"1","key":"28_CR2","doi-asserted-by":"publisher","first-page":"1416888","DOI":"10.1080\/23311916.2017.1416888","volume":"4","author":"B Bhoi","year":"2017","unstructured":"Bhoi, B., Misra, N.K., Pradhan, M.: Design and evaluation of an efficient parity-preserving reversible \n                    \n                      \n                    \n                    $$qca$$\n                   gate with online testability. Cogent Eng. 4(1), 1416888 (2017)","journal-title":"Cogent Eng."},{"key":"28_CR3","doi-asserted-by":"crossref","unstructured":"Bose, A., Babu, H.M.H., Gupta, S.: Design of compact reversible online testable ripple carry adder. In: 2015 IEEE International WIE Conference on Electrical and Computer Engineering (WIECON-ECE), pp. 556\u2013560, December 2015","DOI":"10.1109\/WIECON-ECE.2015.7443992"},{"key":"28_CR4","doi-asserted-by":"crossref","unstructured":"Farazmand, N., Zamani, M., Tahoori, M.B.: Online fault testing of reversible logic using dual rail coding. In: 2010 IEEE 16th International On-Line Testing Symposium, pp. 204\u2013205, July 2010","DOI":"10.1109\/IOLTS.2010.5560205"},{"key":"28_CR5","doi-asserted-by":"publisher","first-page":"384","DOI":"10.1016\/j.procs.2015.10.041","volume":"70","author":"HM Gaur","year":"2015","unstructured":"Gaur, H.M., Singh, A.K., Ghanekar, U.: A review on online testability for reversible logic. Procedia Comput. Sci. 70, 384\u2013391 (2015). Proceedings of the 4th International Conference on Eco-friendly Computing and Communication Systems","journal-title":"Procedia Comput. Sci."},{"key":"28_CR6","doi-asserted-by":"publisher","unstructured":"Hasan, M., Islam, A.K.M.T., Chowdhury, A.R.: Design and analysis of online testability of reversible sequential circuits. In: 2009 12th International Conference on Computers and Information Technology, pp. 180\u2013185, December 2009. \n                    https:\/\/doi.org\/10.1109\/ICCIT.2009.5407143","DOI":"10.1109\/ICCIT.2009.5407143"},{"issue":"3","key":"28_CR7","doi-asserted-by":"publisher","first-page":"183","DOI":"10.1147\/rd.53.0183","volume":"5","author":"R Landauer","year":"1961","unstructured":"Landauer, R.: Irreversibility and heat generation in the computing process. IBM J. Res. Dev. 5(3), 183\u2013191 (1961)","journal-title":"IBM J. Res. Dev."},{"issue":"1","key":"28_CR8","doi-asserted-by":"publisher","first-page":"101","DOI":"10.1109\/TIM.2009.2022103","volume":"59","author":"SN Mahammad","year":"2010","unstructured":"Mahammad, S.N., Veezhinathan, K.: Constructing online testable circuits using reversible logic. IEEE Trans. Instrum. Measur. 59(1), 101\u2013109 (2010). \n                    https:\/\/doi.org\/10.1109\/TIM.2009.2022103","journal-title":"IEEE Trans. Instrum. Measur."},{"key":"28_CR9","doi-asserted-by":"publisher","unstructured":"Nashiry, M.A., Bhaskar, G.G., Rice, J.E.: Online testing for three fault models in reversible circuits. In: 2015 IEEE International Symposium on Multiple-Valued Logic, pp. 8\u201313, May 2015. \n                    https:\/\/doi.org\/10.1109\/ISMVL.2015.36","DOI":"10.1109\/ISMVL.2015.36"},{"key":"28_CR10","doi-asserted-by":"publisher","unstructured":"Nayeem, N.M., Rice, J.E.: Online fault detection in reversible logic. In: 2011 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, pp. 426\u2013434, October 2011. \n                    https:\/\/doi.org\/10.1109\/DFT.2011.55","DOI":"10.1109\/DFT.2011.55"},{"key":"28_CR11","doi-asserted-by":"publisher","unstructured":"Nayeem, N.M., Rice, J.E.: A simple approach for designing online testable reversible circuits. In: Proceedings of 2011 IEEE Pacific Rim Conference on Communications, Computers and Signal Processing, pp. 85\u201390, August 2011. \n                    https:\/\/doi.org\/10.1109\/PACRIM.2011.6032872","DOI":"10.1109\/PACRIM.2011.6032872"},{"key":"28_CR12","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"64","DOI":"10.1007\/978-3-642-29517-1_6","volume-title":"Reversible Computation","author":"M Soeken","year":"2012","unstructured":"Soeken, M., Frehse, S., Wille, R., Drechsler, R.: RevKit: an open source toolkit for the design of reversible circuits. In: De Vos, A., Wille, R. (eds.) RC 2011. LNCS, vol. 7165, pp. 64\u201376. Springer, Heidelberg (2012). \n                    https:\/\/doi.org\/10.1007\/978-3-642-29517-1_6"},{"issue":"7","key":"28_CR13","doi-asserted-by":"publisher","first-page":"1201","DOI":"10.1109\/TVLSI.2012.2209688","volume":"21","author":"Himanshu Thapliyal","year":"2013","unstructured":"Thapliyal, H., Ranganathan, N., Kotiyal, S.: Design of testable reversible sequential circuits. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 21(7), 1201\u20131209 (2013)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"28_CR14","doi-asserted-by":"publisher","unstructured":"Thapliyal, H., Vinod, A.P.: Designing efficient online testable reversible adders with new reversible gate. In: 2007 IEEE International Symposium on Circuits and Systems, pp. 1085\u20131088, May 2007. \n                    https:\/\/doi.org\/10.1109\/ISCAS.2007.378198","DOI":"10.1109\/ISCAS.2007.378198"},{"key":"28_CR15","unstructured":"Vasudevan, D.P., Lala, P.K., Parkerson, J.P.: Online testable reversible logic circuit design using NAND blocks. In: 2004 Proceedings of 19th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems. DFT 2004, pp. 324\u2013331, October 2004"}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-13-5950-7_28","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,20]],"date-time":"2019-05-20T23:44:02Z","timestamp":1558395842000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-13-5950-7_28"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"ISBN":["9789811359491","9789811359507"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/978-981-13-5950-7_28","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2019]]},"assertion":[{"value":"25 January 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VDAT","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on VLSI Design and Test","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Madurai","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"India","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2018","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"28 June 2018","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"30 June 2018","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"22","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vdat2018","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/vdat2018.tce.edu","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}