{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T17:17:50Z","timestamp":1743095870633,"version":"3.40.3"},"publisher-location":"Singapore","reference-count":22,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789811359491"},{"type":"electronic","value":"9789811359507"}],"license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-981-13-5950-7_29","type":"book-chapter","created":{"date-parts":[[2019,1,24]],"date-time":"2019-01-24T21:31:33Z","timestamp":1548365493000},"page":"335-347","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Robust SRAM Cell Development for Single-Event Multiple Effects"],"prefix":"10.1007","author":[{"given":"Naga Raghuram","family":"CH","sequence":"first","affiliation":[]},{"given":"D.","family":"Manohar Reddy","sequence":"additional","affiliation":[]},{"given":"Puli","family":"Kishore Kumar","sequence":"additional","affiliation":[]},{"given":"Gaurav","family":"Kaushal","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,1,25]]},"reference":[{"key":"29_CR1","unstructured":"Berkeley predictive technology model. \n                    http:\/\/www.eas.asu.edu\/ptm\/"},{"issue":"1","key":"29_CR2","doi-asserted-by":"publisher","first-page":"89","DOI":"10.1049\/iet-cds.2015.0318","volume":"11","author":"I Alouani","year":"2017","unstructured":"Alouani, I., Elsharkasy, W.M., Eltawil, A.M., Kurdahi, F.J., Niar, S.: AS8-static random ac-cess memory (SRAM): asymmetric SRAM architecture for soft error hardening enhancement. IET Circuits Dev. Syst. 11(1), 89\u201394 (2017)","journal-title":"IET Circuits Dev. Syst."},{"issue":"2","key":"29_CR3","doi-asserted-by":"publisher","first-page":"311","DOI":"10.1109\/TDMR.2009.2019963","volume":"9","author":"OA Amusan","year":"2009","unstructured":"Amusan, O.A., Massengill, L.W., Baze, M.P., Bhuva, B.L., Witulski, A.F., Black, J.D., Bal-asubramanian, A., Casey, M.C., Black, D.A., Ahlbin, J.R., et al.: Mitigation techniques for single-event-induced charge sharing in a 90-nm bulk CMOS process. IEEE Trans. Dev. Mater. Reliab. 9(2), 311\u2013317 (2009)","journal-title":"IEEE Trans. Dev. Mater. Reliab."},{"issue":"6","key":"29_CR4","doi-asserted-by":"publisher","first-page":"2874","DOI":"10.1109\/23.556880","volume":"43","author":"T Calin","year":"1996","unstructured":"Calin, T., Nicolaidis, M., Velazco, R.: Upset hardened memory design for submicron CMOS technology. IEEE Trans. Nucl. Sci. 43(6), 2874\u20132878 (1996)","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"29_CR5","unstructured":"Chengye, Z., Zhuangsi, W.: A novel reliable SEU hardened latch to mitigate multi-node charge collection. In: IET International Conference on Information Science and Control Engineering 2012 (ICISCE 2012), pp. 1\u20134, December 2012"},{"issue":"6","key":"29_CR6","doi-asserted-by":"publisher","first-page":"2266","DOI":"10.1109\/23.659045","volume":"44","author":"C Detcheverry","year":"1997","unstructured":"Detcheverry, C., Dachs, C., Lorfevre, E., Sudre, C., Bruguier, G., Palau, J., Gasiot, J., Ecoffet, R.: SEU critical charge and sensitive area in a submicron CMOS technology. IEEE Trans. Nucl. Sci. 44(6), 2266\u20132273 (1997)","journal-title":"IEEE Trans. Nucl. Sci."},{"issue":"3","key":"29_CR7","doi-asserted-by":"publisher","first-page":"583","DOI":"10.1109\/TNS.2003.813129","volume":"50","author":"PE Dodd","year":"2003","unstructured":"Dodd, P.E., Massengill, L.W.: Basic mechanisms and modeling of single-event upset in digital microelectronics. IEEE Trans. Nucl. Sci. 50(3), 583\u2013602 (2003)","journal-title":"IEEE Trans. Nucl. Sci."},{"issue":"2","key":"29_CR8","doi-asserted-by":"publisher","first-page":"671","DOI":"10.1109\/23.490910","volume":"43","author":"S Duzellier","year":"1996","unstructured":"Duzellier, S., Ecoffet, R.: Recent trends in single-event effect ground testing. IEEE Trans. Nucl. Sci. 43(2), 671\u2013677 (1996)","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"29_CR9","doi-asserted-by":"crossref","unstructured":"Fazeli, M., Ahmadian, S.N., Miremadi, S.G., Asadi, H., Tahoori, M.B.: Soft error rate estimation of digital circuits in the presence of multiple event transients (METs). In: Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 1\u20136. IEEE (2011)","DOI":"10.1109\/DATE.2011.5763020"},{"key":"29_CR10","unstructured":"Heijmen, T., Giot, D., Roche, P.: Factors that impact the critical charge of memory elements. In: 12th IEEE International On-Line Testing Symposium, IOLTS 2006, p. 6. IEEE (2006)"},{"issue":"4","key":"29_CR11","doi-asserted-by":"publisher","first-page":"330","DOI":"10.1049\/el.2014.4374","volume":"51","author":"K Katsarou","year":"2015","unstructured":"Katsarou, K., Tsiatouhas, Y.: Soft error interception latch: double node charge sharing SEU tolerant design. Electron. Lett. 51(4), 330\u2013332 (2015)","journal-title":"Electron. Lett."},{"key":"29_CR12","unstructured":"Kelin, L.H.H., Klas, L., Mounaim, B., Prasanthi, R., Linscott, I.R., Inan, U.S., Subhasish, M.: Leap: layout design through error-aware transistor positioning for soft-error resilient sequential cell design. In: 2010 IEEE International Reliability Physics Symposium (IRPS), pp. 203\u2013212. IEEE (2010)"},{"issue":"5","key":"29_CR13","doi-asserted-by":"publisher","first-page":"900","DOI":"10.1109\/TVLSI.2010.2043271","volume":"19","author":"S Lin","year":"2011","unstructured":"Lin, S., Kim, Y.B., Lombardi, F.: A 11-transistor nanoscale CMOS memory cell for hardening to soft errors. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 19(5), 900\u2013904 (2011)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"1","key":"29_CR14","doi-asserted-by":"publisher","first-page":"68","DOI":"10.1109\/TDMR.2011.2167233","volume":"12","author":"S Lin","year":"2012","unstructured":"Lin, S., Kim, Y.B., Lombardi, F.: Analysis and design of nanoscale CMOS storage elements for single-event hardening with multiple-node upset. IEEE Trans. Dev. Mater. Reliab. 12(1), 68\u201377 (2012)","journal-title":"IEEE Trans. Dev. Mater. Reliab."},{"issue":"3","key":"29_CR15","doi-asserted-by":"publisher","first-page":"429","DOI":"10.1109\/TDMR.2015.2456832","volume":"15","author":"R Rajaei","year":"2015","unstructured":"Rajaei, R., Asgari, B., Tabandeh, M., Fazeli, M.: Design of robust SRAM cells against single-event multiple effects for nanometer technologies. IEEE Trans. Dev. Mater. Reliab. 15(3), 429\u2013436 (2015)","journal-title":"IEEE Trans. Dev. Mater. Reliab."},{"issue":"6","key":"29_CR16","doi-asserted-by":"publisher","first-page":"912","DOI":"10.1016\/j.microrel.2013.02.012","volume":"53","author":"R Rajaei","year":"2013","unstructured":"Rajaei, R., Tabandeh, M., Fazeli, M.: Low cost soft error hardened latch designs for nano-scale CMOS technology in presence of process variation. Microelectron. Reliab. 53(6), 912\u2013924 (2013)","journal-title":"Microelectron. Reliab."},{"issue":"06","key":"29_CR17","doi-asserted-by":"publisher","first-page":"1450091","DOI":"10.1142\/S0218126614500911","volume":"23","author":"R Rajaei","year":"2014","unstructured":"Rajaei, R., Tabandeh, M., Fazeli, M.: Soft error rate estimation for combinational logic in presence of single event multiple transients. J. Circuits Syst. Comput. 23(06), 1450091 (2014)","journal-title":"J. Circuits Syst. Comput."},{"issue":"01","key":"29_CR18","doi-asserted-by":"publisher","first-page":"1550007","DOI":"10.1142\/S0218126615500073","volume":"24","author":"R Rajaei","year":"2015","unstructured":"Rajaei, R., Tabandeh, M., Fazeli, M.: Single event multiple upset (SEMU) tolerant latch designs in presence of process and temperature variations. J. Circuits Syst. Comput. 24(01), 1550007 (2015)","journal-title":"J. Circuits Syst. Comput."},{"issue":"1","key":"29_CR19","doi-asserted-by":"publisher","first-page":"156","DOI":"10.1109\/TVLSI.2011.2179681","volume":"21","author":"P Reviriego","year":"2013","unstructured":"Reviriego, P., Maestro, J.A., Flanagan, M.F.: Error detection in majority logic decoding of euclidean geometry low density parity check (EG-LDPC) codes. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 21(1), 156\u2013159 (2013)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"29_CR20","doi-asserted-by":"crossref","unstructured":"Seifert, N., Ambrose, V., Gill, B., Shi, Q., Allmon, R., Recchia, C., Mukherjee, S., Nassif, N., Krause, J., Pickholtz, J., et al.: On the radiation-induced soft error performance of hardened sequential elements in advanced bulk CMOS technologies. In: 2010 IEEE International Reliability Physics Symposium (IRPS), pp. 188\u2013197. IEEE (2010)","DOI":"10.1109\/IRPS.2010.5488831"},{"issue":"9","key":"29_CR21","doi-asserted-by":"publisher","first-page":"525","DOI":"10.1049\/el:20040360","volume":"40","author":"W Wang","year":"2004","unstructured":"Wang, W.: RC hardened FPGA configuration SRAM cell design. Electron. Lett. 40(9), 525\u2013526 (2004)","journal-title":"Electron. Lett."},{"issue":"3","key":"29_CR22","doi-asserted-by":"publisher","first-page":"258","DOI":"10.1109\/4.121546","volume":"27","author":"FL Yang","year":"1992","unstructured":"Yang, F.L., Saleh, R.A.: Simulation and analysis of transient faults in digital circuits. IEEE J. Solid-State Circuits 27(3), 258\u2013264 (1992)","journal-title":"IEEE J. Solid-State Circuits"}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-13-5950-7_29","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,20]],"date-time":"2019-05-20T23:43:59Z","timestamp":1558395839000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-13-5950-7_29"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"ISBN":["9789811359491","9789811359507"],"references-count":22,"URL":"https:\/\/doi.org\/10.1007\/978-981-13-5950-7_29","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2019]]},"assertion":[{"value":"25 January 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VDAT","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on VLSI Design and Test","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Madurai","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"India","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2018","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"28 June 2018","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"30 June 2018","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"22","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vdat2018","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/vdat2018.tce.edu","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}