{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,28]],"date-time":"2025-03-28T04:02:29Z","timestamp":1743134549130,"version":"3.40.3"},"publisher-location":"Singapore","reference-count":10,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789811359491"},{"type":"electronic","value":"9789811359507"}],"license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-981-13-5950-7_30","type":"book-chapter","created":{"date-parts":[[2019,1,24]],"date-time":"2019-01-24T21:31:33Z","timestamp":1548365493000},"page":"348-356","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Automation of Timing Quality Checks and Optimization"],"prefix":"10.1007","author":[{"given":"Dubakula","family":"Ketavanya","sequence":"first","affiliation":[]},{"given":"Anand D.","family":"Darji","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,1,25]]},"reference":[{"key":"30_CR1","doi-asserted-by":"crossref","unstructured":"Charles, J., Jassi, P., Ananth, N., Sadat, A., Fedorova, A.: Evaluation of the Intel Core i7 turbo boost feature. In: Proceedings of the IEEE International Symposium on Workload Characterization (IISWC), pp. 188\u2013197, October 2009","DOI":"10.1109\/IISWC.2009.5306782"},{"key":"30_CR2","unstructured":"Kim, J., Papaefthymiou, M.C., Neves, J.L.: Parallelizing post placement timing optimization. In: Proceedings of IEEE IPDPS, pp. 10\u201319 (2006)"},{"issue":"6","key":"30_CR3","doi-asserted-by":"publisher","first-page":"5","DOI":"10.1109\/MCD.2004.1364768","volume":"20","author":"A Hemani","year":"2004","unstructured":"Hemani, A.: Charting the EDA roadmap. IEEE Circuits Devices Mag. 20(6), 5\u201310 (2004)","journal-title":"IEEE Circuits Devices Mag."},{"key":"30_CR4","unstructured":"Farrahi, A.H., Hathaway, D.I., Wang, M., Sarrafiadeh, M.: Quality of EDA CAD tools: definitions, metrics and directions. In: Proceedings of the IEEE International Symposium on Quality Electronic Design, pp. 395\u2013405, March 2000"},{"issue":"6","key":"30_CR5","doi-asserted-by":"publisher","first-page":"1066","DOI":"10.1109\/TCAD.2008.923255","volume":"27","author":"JA Roy","year":"2008","unstructured":"Roy, J.A., Markov, I.L.: High-performance routing at the nanometer scale. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 27(6), 1066\u20131077 (2008)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"issue":"2","key":"30_CR6","doi-asserted-by":"publisher","first-page":"185","DOI":"10.1109\/43.205000","volume":"12","author":"H-C Chen","year":"1993","unstructured":"Chen, H.-C., Du, D.C., Liu, L.-R.: Critical path selection for performance optimization. IEEE Trans. Comput. Aided Des. 12(2), 185\u2013195 (1993)","journal-title":"IEEE Trans. Comput. Aided Des."},{"issue":"10","key":"30_CR7","doi-asserted-by":"publisher","first-page":"1836","DOI":"10.1109\/22.641781","volume":"45","author":"A Deutsch","year":"1997","unstructured":"Deutsch, A., et al.: When are transmission-line effects important for on-chip interconnections? IEEE Trans. Microw. Theory Tech. 45(10), 1836\u20131846 (1997)","journal-title":"IEEE Trans. Microw. Theory Tech."},{"issue":"6","key":"30_CR8","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TASC.2017.2721965","volume":"27","author":"Y Murai","year":"2017","unstructured":"Murai, Y., Ayala, C.L., Takeuchi, N., Yamanashi, Y., Yoshikawa, N.: Development and demonstration of routing and placement EDA tools for large scale adiabatic quantum-flux-parametron circuits. IEEE Trans. Appl. Supercond. 27(6), 1\u20139 (2017)","journal-title":"IEEE Trans. Appl. Supercond."},{"issue":"5","key":"30_CR9","doi-asserted-by":"publisher","first-page":"36","DOI":"10.1109\/MDT.2002.1033790","volume":"19","author":"A Keshavarzi","year":"2002","unstructured":"Keshavarzi, A., et al.: Leakage and process variation effects in current testing on future CMOS circuits. IEEE Des. Test Comput. 19(5), 36\u201343 (2002)","journal-title":"IEEE Des. Test Comput."},{"issue":"7","key":"30_CR10","doi-asserted-by":"publisher","first-page":"1346","DOI":"10.1109\/TCAD.2006.888281","volume":"26","author":"CN Sze","year":"2007","unstructured":"Sze, C.N., Alpert, C.J., Hu, J., Shi, W.: Path-based buffer insertion. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 26(7), 1346\u20131355 (2007)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-13-5950-7_30","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,20]],"date-time":"2019-05-20T23:43:56Z","timestamp":1558395836000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-13-5950-7_30"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"ISBN":["9789811359491","9789811359507"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/978-981-13-5950-7_30","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2019]]},"assertion":[{"value":"25 January 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VDAT","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on VLSI Design and Test","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Madurai","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"India","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2018","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"28 June 2018","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"30 June 2018","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"22","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vdat2018","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/vdat2018.tce.edu","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}