{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T14:16:15Z","timestamp":1773843375267,"version":"3.50.1"},"publisher-location":"Singapore","reference-count":20,"publisher":"Springer Singapore","isbn-type":[{"value":"9789811359491","type":"print"},{"value":"9789811359507","type":"electronic"}],"license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-981-13-5950-7_34","type":"book-chapter","created":{"date-parts":[[2019,1,24]],"date-time":"2019-01-24T21:31:33Z","timestamp":1548365493000},"page":"394-407","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["LEADER: Leakage Currents Estimation Technique for Aging Degradation Aware 16\u00a0nm CMOS Circuits"],"prefix":"10.1007","author":[{"given":"Zia","family":"Abbas","sequence":"first","affiliation":[]},{"given":"Andleeb","family":"Zahra","sequence":"additional","affiliation":[]},{"given":"Mauro","family":"Olivieri","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,1,25]]},"reference":[{"key":"34_CR1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-7418-1","volume-title":"Low-Power Variation-Tolerant Design in Nanometer Silicon","year":"2011","unstructured":"Bhunia, S., Mukhopadhya, S. (eds.): Low-Power Variation-Tolerant Design in Nanometer Silicon. Springer, New York (2011). \n                    https:\/\/doi.org\/10.1007\/978-1-4419-7418-1"},{"key":"34_CR2","unstructured":"International Technology Roadmap for Semiconductors. International SEMATECH, Austin, TX. \n                    http:\/\/public.itrs.net"},{"key":"34_CR3","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1016\/j.mee.2005.04.035","volume":"80","author":"R Chau","year":"2005","unstructured":"Chau, R., et al.: Application of high-k gate dielectric and metal gate electrodes to enable silicon and non-silicon logic nanotechnology. Microelectron. Eng. 80, 1\u20136 (2005)","journal-title":"Microelectron. Eng."},{"issue":"4","key":"34_CR4","doi-asserted-by":"publisher","first-page":"1424","DOI":"10.1007\/s10825-016-0878-2","volume":"15","author":"Z Abbas","year":"2016","unstructured":"Abbas, Z., Olivieri, M., Ripp, A.: Yield-driven power-delay-optimal CMOS full adder design complying with automotive product specifications of PVT variations and NBTI degradations. J. Comput. Electron. 15(4), 1424\u20131439 (2016)","journal-title":"J. Comput. Electron."},{"issue":"2","key":"34_CR5","doi-asserted-by":"publisher","first-page":"179","DOI":"10.1016\/j.mejo.2013.10.013","volume":"45","author":"Z Abbas","year":"2014","unstructured":"Abbas, Z., Olivieri, M.: Impact of technology scaling on leakage power in nano-scale bulk CMOS digital standard cell library. Elsevier Microelectron. J. 45(2), 179\u2013195 (2014)","journal-title":"Elsevier Microelectron. J."},{"key":"34_CR6","doi-asserted-by":"publisher","first-page":"1400","DOI":"10.1002\/cta.2167","volume":"44","author":"Z Abbas","year":"2016","unstructured":"Abbas, Z., Olivieri, M.: Optimal transistor sizing for maximum yield in variation aware standard cell design. Int. J. Circuit Theory Appl. 44, 1400\u20131424 (2016)","journal-title":"Int. J. Circuit Theory Appl."},{"key":"34_CR7","doi-asserted-by":"crossref","unstructured":"Mukhopadhyay, S., Raychowdhury, A., Roy, K.: Accurate estimation of total leakage current in scaled CMOS logic circuits based on compact current modeling. In: Proceedings of IEEE\/ACM Design Automation Conference (DAC 2003), pp. 169\u2013174 (2003)","DOI":"10.1145\/775832.775877"},{"key":"34_CR8","doi-asserted-by":"crossref","unstructured":"Rao, R., Burns, J., Devgan, A., Brown, R.: Efficient techniques for gate leakage estimation. In: Proceedings of International Symposium on Low Power Electronics and Design (ISLPED 2003), pp. 100\u2013103 (2003)","DOI":"10.1145\/871506.871533"},{"issue":"1","key":"34_CR9","doi-asserted-by":"publisher","first-page":"71","DOI":"10.1016\/j.microrel.2004.03.019","volume":"45","author":"MA Alam","year":"2005","unstructured":"Alam, M.A., Mahapatra, S.: A comprehensive model of PMOS NBTI degradation. Microelectron. Reliab. 45(1), 71 (2005)","journal-title":"Microelectron. Reliab."},{"issue":"1","key":"34_CR10","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1063\/1.1567461","volume":"94","author":"DK Schroder","year":"2003","unstructured":"Schroder, D.K., Babcock, J.A.: Negative bias temperature instability: road to cross in deep submicron silicon semiconductor manufacturing. J. Appl. Phys. 94(1), 1 (2003)","journal-title":"J. Appl. Phys."},{"key":"34_CR11","doi-asserted-by":"crossref","unstructured":"Chin, D., Pan, S., Wu, K.: Geometry effect on CMOS transistor stability under DC gate stress. In: IRPS, pp. 66\u201370 (1993)","DOI":"10.1109\/RELPHY.1993.283300"},{"key":"34_CR12","doi-asserted-by":"crossref","unstructured":"Math, G., Benard, G., Ogier, J., Goguenheim, D.: Geometry effects on the NBTI degradation of PMOS transistors. In: Integrated Reliability Workshop Final Report, pp. 60\u201363 (2008)","DOI":"10.1109\/IRWS.2008.4796087"},{"key":"34_CR13","doi-asserted-by":"crossref","unstructured":"Tudor, B., et al.: MOSRA: an efficient and versatile MOS aging modeling and reliability analysis solution for 45\u00a0nm and below. In: Proceedings of 10th IEEE International Conference on Solid-State Integrated Circuit Technology, pp. 1645\u20131647 (2010)","DOI":"10.1109\/ICSICT.2010.5667399"},{"key":"34_CR14","doi-asserted-by":"crossref","unstructured":"Abbas, Z., Genua, V., Olivieri, M.: A novel logic level calculation model for leakage currents in digital nano-CMOS circuits. In: Proceedings of IEEE 7th Conference PRIME, pp. 221\u2013224, July 2011","DOI":"10.1109\/PRIME.2011.5966257"},{"issue":"12","key":"34_CR15","doi-asserted-by":"publisher","first-page":"2549","DOI":"10.1109\/TVLSI.2013.2294550","volume":"22","author":"Z Abbas","year":"2014","unstructured":"Abbas, Z., Mastrandrea, A., Olivieri, M.: A voltage-based leakage current calculation scheme and its application to nanoscale MOSFET and FinFET standard-cell designs. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 22(12), 2549\u20132560 (2014)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"34_CR16","unstructured":"Dunga, M.W., et al.: BSIM 4.6.1 Mosfet model \u2013 user\u2019s manual. Technical reports, EECS Department, University of California, Berkeley (2007)"},{"key":"34_CR17","series-title":"Lecture Notes in Electrical Engineering","doi-asserted-by":"publisher","first-page":"283","DOI":"10.1007\/978-981-10-7329-8_29","volume-title":"Microelectronics, Electromagnetics and Telecommunications","author":"Z Abbas","year":"2018","unstructured":"Abbas, Z., Zahra, A., Olivieri, M., Mastrandrea, A.: Geometry scaling impact on leakage currents in FinFET standard cells based on a logic-level leakage estimation technique. In: Anguera, J., Satapathy, S.C., Bhateja, V., Sunitha, K.V.N. (eds.) Microelectronics, Electromagnetics and Telecommunications. LNEE, vol. 471, pp. 283\u2013294. Springer, Singapore (2018). \n                    https:\/\/doi.org\/10.1007\/978-981-10-7329-8_29"},{"key":"34_CR18","unstructured":"Predictive Technology Model. \n                    http:\/\/ptm.asu.edu\/"},{"key":"34_CR19","unstructured":"HSPICE: MOS Reliability Analysis (MOSRA)"},{"issue":"2","key":"34_CR20","doi-asserted-by":"publisher","first-page":"140","DOI":"10.1109\/TVLSI.2003.821546","volume":"12","author":"A Abdollahi","year":"2004","unstructured":"Abdollahi, A., Fallah, F., Pedram, M.: Leakage current reduction in CMOS VLSI circuits by input vector control. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 12(2), 140\u2013154 (2004)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-13-5950-7_34","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,20]],"date-time":"2019-05-20T23:45:36Z","timestamp":1558395936000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-13-5950-7_34"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"ISBN":["9789811359491","9789811359507"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/978-981-13-5950-7_34","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"value":"1865-0929","type":"print"},{"value":"1865-0937","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019]]},"assertion":[{"value":"25 January 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VDAT","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on VLSI Design and Test","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Madurai","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"India","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2018","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"28 June 2018","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"30 June 2018","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"22","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vdat2018","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/vdat2018.tce.edu","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}