{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T23:41:32Z","timestamp":1743032492526,"version":"3.40.3"},"publisher-location":"Singapore","reference-count":20,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789811359491"},{"type":"electronic","value":"9789811359507"}],"license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-981-13-5950-7_35","type":"book-chapter","created":{"date-parts":[[2019,1,24]],"date-time":"2019-01-24T21:31:33Z","timestamp":1548365493000},"page":"408-417","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Performance Optimization of FinFET Configurations at 14\u00a0nm Technology Using ANN-PSO"],"prefix":"10.1007","author":[{"family":"Srishti","sequence":"first","affiliation":[]},{"given":"Jasmeet","family":"Kaur","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,1,25]]},"reference":[{"key":"35_CR1","doi-asserted-by":"crossref","unstructured":"B\u00fchler, R.T., Martino, J.A., Agopian, P.G.D., Giacomini, R., Simoen, E., Claeys, C.: Fin shape influence on the analog performance of standard and strained MuGFETs. In: Proceedings of IEEE International SOI Conference (SOI), pp. 1\u20132 (2010)","DOI":"10.1109\/SOI.2010.5641387"},{"key":"35_CR2","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-71752-4","volume-title":"FinFETs and other Multi-Gate Transistors","author":"JP Colinge","year":"2008","unstructured":"Colinge, J.P.: FinFETs and other Multi-Gate Transistors. Springer, New York (2008). \n                    https:\/\/doi.org\/10.1007\/978-0-387-71752-4\n                    \n                  . ISBN 978-0-387-71751-7"},{"key":"35_CR3","doi-asserted-by":"publisher","first-page":"63","DOI":"10.1016\/j.mee.2016.04.015","volume":"162","author":"S Dubey","year":"2016","unstructured":"Dubey, S., Kondekar, P.N.: Fin shape dependent variability for strained SOI FinFETs. Microelectron. Eng. 162, 63\u201368 (2016)","journal-title":"Microelectron. Eng."},{"issue":"8","key":"35_CR4","doi-asserted-by":"publisher","first-page":"2738","DOI":"10.1109\/TED.2014.2331190","volume":"61","author":"BD Gaynor","year":"2014","unstructured":"Gaynor, B.D., Hassoun, S.: Fin shape impact on FinFET leakage with application to multithreshold and Ultralow-Leakage FinFET design. IEEE Trans. Electron Device 61(8), 2738\u20132744 (2014)","journal-title":"IEEE Trans. Electron Device"},{"key":"35_CR5","doi-asserted-by":"crossref","unstructured":"Bhattacharya, D., Jha, N.K.: FinFETs: From Devices to Architectures, Advances in Electronics, (2014). Hindawi Publishing Corporation, Article ID 365689. Available: \n                    http:\/\/dx.doi.org\/10.1155\/2014\/365689\n                    \n                  . Accessed 09 June 2018","DOI":"10.1155\/2014\/365689"},{"key":"35_CR6","doi-asserted-by":"crossref","unstructured":"Tomida, K., et al.: Impact of Fin shape variability on device performance towards 10\u00a0nm node. In: Proceedings of International Conference on IC Design and Technology (ICICDT), pp. 1\u20134 (2015)","DOI":"10.1109\/ICICDT.2015.7165884"},{"key":"35_CR7","doi-asserted-by":"crossref","unstructured":"Yeh, W.K., Zhang, W., Shih, C.H., Yang, Y.L.: Effects of Fin width on performance and reliability for N- and P-type FinFETs. In: Proceedings of IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC), pp. 361\u2013364 (2016)","DOI":"10.1109\/EDSSC.2016.7785283"},{"issue":"1","key":"35_CR8","doi-asserted-by":"publisher","first-page":"52","DOI":"10.1109\/TED.2016.2631301","volume":"64","author":"KP Pradhan","year":"2017","unstructured":"Pradhan, K.P., Saha, S.K., Sahu, P.K.: Impact of Fin height and Fin angle variation on the performance matrix of Hybrid FinFETs. IEEE Trans. Electron Devices 64(1), 52\u201357 (2017)","journal-title":"IEEE Trans. Electron Devices"},{"issue":"12","key":"35_CR9","doi-asserted-by":"publisher","first-page":"3426","DOI":"10.1109\/TED.2007.908908","volume":"54","author":"Y Li","year":"2007","unstructured":"Li, Y., Hwang, C.H.: Effect of Fin Angle on electrical characteristics of NanoScale round-top-gate bulk FinFETs. IEEE Trans. Electrons Devices 54(12), 3426\u20133429 (2007)","journal-title":"IEEE Trans. Electrons Devices"},{"key":"35_CR10","doi-asserted-by":"crossref","unstructured":"Zhangi, H., et al.: Temperature dependence of soft-error rates for FF designs in 20-nm bulk planar and 16-nm Bulk FinFET technologies. In: IEEE International Reliability Physics Symposium (IRPS), pp. 5C-3-1 \u2013 5C-3-5 (2016)","DOI":"10.1109\/IRPS.2016.7574554"},{"issue":"10","key":"35_CR11","first-page":"135","volume":"1","author":"D Abraham","year":"2015","unstructured":"Abraham, D., Gopinadh, D., George, A.: Effects of Fin shape on GIDL and subthreshold leakage currents. IJSTE- Int. J. Sci. Technol. Eng. 1(10), 135\u2013145 (2015)","journal-title":"IJSTE- Int. J. Sci. Technol. Eng."},{"key":"35_CR12","first-page":"1881","volume":"21","author":"G Musalgaonkar","year":"2015","unstructured":"Musalgaonkar, G., Chatterjee, A.K.: TCAD simulation analysis and comparison between triple gate rectangular and trapezoidal finfet. J. of Electron Devices 21, 1881\u20131887 (2015)","journal-title":"J. of Electron Devices"},{"key":"35_CR13","first-page":"12","volume":"47","author":"D Hisamoto","year":"2000","unstructured":"Hisamoto, D.: FinFET-A self aligned double-gate MOSFET scalable to 20\u00a0nm. IEEE Trans. Electron Device 47, 12 (2000)","journal-title":"IEEE Trans. Electron Device"},{"key":"35_CR14","doi-asserted-by":"publisher","first-page":"515","DOI":"10.1007\/s10825-015-0677-1","volume":"14","author":"Z Yu","year":"2015","unstructured":"Yu, Z., Chang, S., Wang, H., He, J., Huang, Q.: Effects of Fin Shape on sub-10nm FinFETs. J. Comput. Electron. 14, 515\u2013523 (2015)","journal-title":"J. Comput. Electron."},{"key":"35_CR15","doi-asserted-by":"publisher","first-page":"448","DOI":"10.1016\/j.procs.2015.07.519","volume":"57","author":"D Singh","year":"2015","unstructured":"Singh, D., Pradhan, K.P., Mohapatra, S.K., Sahu, P.K.: Optimization of underlap length for DGMOSFET and FinFET. Procedia Comput. Sci. 57, 448\u2013453 (2015)","journal-title":"Procedia Comput. Sci."},{"key":"35_CR16","unstructured":"Jyothi, A., Khan, T.E.A., Kuruvilla, N., Hameed, S.T.A.: Impact of Fin shape on FINFET performance. Int. J. Comput. Appl., Proceedings of International Conference on Emerging Trends in Technology and Applied Science (ICETTAS) (2015)"},{"key":"35_CR17","doi-asserted-by":"crossref","unstructured":"Gaurav, A., Gill, S.S., Kaur, N., Rattan, M.: Performance analysis of rectangular and trapezoidal TG Bulk FinFETs for 20\u00a0nm Gate Length. In: Proceedings of Annual IEEE India Conference (INDICON), pp. 1\u20135 (2015)","DOI":"10.1109\/INDICON.2015.7443422"},{"key":"35_CR18","doi-asserted-by":"crossref","unstructured":"Gaurav, A., Gill, S.S., Kaur, N., Rattan, M.: Density gradient quantum corrections based performance optimization of triangular TG Bulk FinFETs using ANN and GA. In: 20th International Symposium on VLSI Design and Test VDAT (2016)","DOI":"10.1109\/ISVDAT.2016.8064854"},{"key":"35_CR19","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1155\/2017\/5947819","volume":"2017","author":"Satyam Shukla","year":"2017","unstructured":"Shukla, S., Gill, S.S., Kaur, N., Jatana, H.S., Nehru, V.: Comparative simulation analysis of process parameter variations in 20\u00a0nm Triangular FinFET. In: Active and Passive Electronic Components, Hindawi, vol. 2017 (2017)","journal-title":"Active and Passive Electronic Components"},{"key":"35_CR20","doi-asserted-by":"crossref","unstructured":"Fasarakis, N., Tassis, D.H., Tsormpatzoglou, A., Papathanasiou, K., Dimitriadis, C.A., Ghibaudo, G.: Compact modelling of nano-scaling trapezoidal cross-sectional FinFETs. In: Proceedings of International Semiconductor Conference Dresden-Grenoble (ISCDG), IEEE Conference Publications, pp. 1\u20134 (2013)","DOI":"10.1109\/ISCDG.2013.6656303"}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-13-5950-7_35","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,20]],"date-time":"2019-05-20T23:45:33Z","timestamp":1558395933000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-13-5950-7_35"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"ISBN":["9789811359491","9789811359507"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/978-981-13-5950-7_35","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2019]]},"assertion":[{"value":"25 January 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VDAT","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on VLSI Design and Test","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Madurai","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"India","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2018","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"28 June 2018","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"30 June 2018","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"22","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vdat2018","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/vdat2018.tce.edu","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}