{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T13:11:00Z","timestamp":1743081060256,"version":"3.40.3"},"publisher-location":"Singapore","reference-count":23,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789811359491"},{"type":"electronic","value":"9789811359507"}],"license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-981-13-5950-7_37","type":"book-chapter","created":{"date-parts":[[2019,1,25]],"date-time":"2019-01-25T02:31:33Z","timestamp":1548383493000},"page":"433-445","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Heuristic Driven Genetic Algorithm for Priority Assignment of Real-Time Communications in NoC"],"prefix":"10.1007","author":[{"given":"Ajay","family":"Khare","sequence":"first","affiliation":[]},{"given":"Chinmay","family":"Patil","sequence":"additional","affiliation":[]},{"given":"Manikanta","family":"Nallamalli","sequence":"additional","affiliation":[]},{"given":"Santanu","family":"Chattopadhyay","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,1,25]]},"reference":[{"key":"37_CR1","unstructured":"Audsley, N.C.: Optimal priority assignment and feasibility of static priority tasks with arbitrary start times. Citeseer (1991)"},{"issue":"1","key":"37_CR2","doi-asserted-by":"publisher","first-page":"70","DOI":"10.1109\/2.976921","volume":"35","author":"L Benini","year":"2002","unstructured":"Benini, L., De Micheli, G.: Networks on chips: a new SoC paradigm. Computer 35(1), 70\u201378 (2002)","journal-title":"Computer"},{"key":"37_CR3","doi-asserted-by":"crossref","unstructured":"Dally, W.J., Towles, B.: Route packets, not wires: on-chip interconnection networks. In: Proceedings of Design Automation Conference 2001, pp. 684\u2013689. IEEE (2001)","DOI":"10.1145\/378239.379048"},{"key":"37_CR4","doi-asserted-by":"crossref","unstructured":"De Dinechin, B.D., Van Amstel, D., Poulhi\u00e8s, M., Lager, G.: Time-critical computing on a single-chip massively parallel processor. In: Proceedings of the Conference on Design, Automation & Test in Europe, p. 97. European Design and Automation Association (2014)","DOI":"10.7873\/DATE.2014.110"},{"issue":"7","key":"37_CR5","doi-asserted-by":"publisher","first-page":"553","DOI":"10.1016\/j.sysarc.2014.05.002","volume":"60","author":"LS Indrusiak","year":"2014","unstructured":"Indrusiak, L.S.: End-to-end schedulability tests for multiprocessor embedded systems based on networks-on-chip with priority-preemptive arbitration. J. Syst. Architect. 60(7), 553\u2013561 (2014)","journal-title":"J. Syst. Architect."},{"key":"37_CR6","unstructured":"Indrusiak, L.S., Burns, A., Nikolic, B.: Analysis of buffering effects on hard real-time priority-preemptive wormhole networks. arXiv preprint arXiv:1606.02942 (2016)"},{"issue":"3","key":"37_CR7","doi-asserted-by":"publisher","first-page":"23","DOI":"10.1145\/1255456.1255460","volume":"12","author":"HG Lee","year":"2007","unstructured":"Lee, H.G., Chang, N., Ogras, U.Y., Marculescu, R.: On-chip communication architecture exploration: a quantitative evaluation of point-to-point, bus, and network-on-chip approaches. ACM Trans. Design Autom. Electron. Syst. (TODAES) 12(3), 23 (2007)","journal-title":"ACM Trans. Design Autom. Electron. Syst. (TODAES)"},{"issue":"4","key":"37_CR8","doi-asserted-by":"publisher","first-page":"237","DOI":"10.1016\/0166-5316(82)90024-4","volume":"2","author":"JYT Leung","year":"1982","unstructured":"Leung, J.Y.T., Whitehead, J.: On the complexity of fixed-priority scheduling of periodic, real-time tasks. Perform. Eval. 2(4), 237\u2013250 (1982)","journal-title":"Perform. Eval."},{"issue":"1","key":"37_CR9","doi-asserted-by":"publisher","first-page":"46","DOI":"10.1145\/321738.321743","volume":"20","author":"CL Liu","year":"1973","unstructured":"Liu, C.L., Layland, J.W.: Scheduling algorithms for multiprogramming in a hard-real-time environment. J. ACM (JACM) 20(1), 46\u201361 (1973)","journal-title":"J. ACM (JACM)"},{"key":"37_CR10","doi-asserted-by":"crossref","unstructured":"Liu, M., Becker, M., Behnam, M., Nolte, T.: Improved priority assignment for real-time communications in on-chip networks. In: Proceedings of the 23rd International Conference on Real Time and Networks Systems, pp. 171\u2013180. ACM (2015)","DOI":"10.1145\/2834848.2834867"},{"key":"37_CR11","doi-asserted-by":"crossref","unstructured":"Mesidis, P., Indrusiak, L.S.: Genetic mapping of hard real-time applications onto NoC-based MPSoCs-a first approach. In: 2011 6th International Workshop on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC), pp. 1\u20136. IEEE (2011)","DOI":"10.1109\/ReCoSoC.2011.5981532"},{"key":"37_CR12","doi-asserted-by":"crossref","DOI":"10.7551\/mitpress\/3927.001.0001","volume-title":"An Introduction to Genetic Algorithms","author":"M Mitchell","year":"1998","unstructured":"Mitchell, M.: An Introduction to Genetic Algorithms. MIT Press, Cambridge (1998)"},{"key":"37_CR13","doi-asserted-by":"crossref","unstructured":"Mohd Sayuti, M., Indrusiak, L.S., Garcia-Ortiz, A.: An optimisation algorithm for minimising energy dissipation in NoC-based hard real-time embedded systems. In: Proceedings of the 21st International Conference on Real-Time Networks and Systems, pp. 3\u201312. ACM (2013)","DOI":"10.1145\/2516821.2516844"},{"key":"37_CR14","unstructured":"N\u00e9lis, V., et al.: The challenge of time-predictability in modern many-core architectures. In: 14th International Workshop on Worst-Case Execution Time Analysis (2014)"},{"issue":"2","key":"37_CR15","doi-asserted-by":"publisher","first-page":"62","DOI":"10.1109\/2.191995","volume":"26","author":"LM Ni","year":"1993","unstructured":"Ni, L.M., McKinley, P.K.: A survey of wormhole routing techniques in direct networks. Computer 26(2), 62\u201376 (1993)","journal-title":"Computer"},{"key":"37_CR16","doi-asserted-by":"crossref","unstructured":"Racu, A., Indrusiak, L.S.: Using genetic algorithms to map hard real-time on NoC-based systems. In: 2012 7th International Workshop on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC), pp. 1\u20138. IEEE (2012)","DOI":"10.1109\/ReCoSoC.2012.6322893"},{"issue":"1","key":"37_CR17","doi-asserted-by":"publisher","first-page":"60","DOI":"10.1016\/j.sysarc.2012.10.004","volume":"59","author":"PK Sahu","year":"2013","unstructured":"Sahu, P.K., Chattopadhyay, S.: A survey on application mapping strategies for network-on-chip design. J. Syst. Architect. 59(1), 60\u201376 (2013)","journal-title":"J. Syst. Architect."},{"key":"37_CR18","doi-asserted-by":"crossref","unstructured":"Sayuti, M.N.S.M., Indrusiak, L.S.: A function for hard real-time system search-based task mapping optimisation. In: 2015 IEEE 18th International Symposium on Real-Time Distributed Computing (ISORC), pp. 66\u201373. IEEE (2015)","DOI":"10.1109\/ISORC.2015.37"},{"key":"37_CR19","doi-asserted-by":"crossref","unstructured":"Shi, Z., Burns, A.: Priority assignment for real-time wormhole communication in on-chip networks. In: Real-Time Systems Symposium 2008, pp. 421\u2013430. IEEE (2008)","DOI":"10.1109\/RTSS.2008.11"},{"key":"37_CR20","doi-asserted-by":"crossref","unstructured":"Shi, Z., Burns, A.: Real-time communication analysis for on-chip networks with wormhole switching. In: Second ACM\/IEEE International Symposium on Networks-on-Chip 2008. NoCS 2008, pp. 161\u2013170. IEEE (2008)","DOI":"10.1109\/NOCS.2008.4492735"},{"key":"37_CR21","doi-asserted-by":"crossref","unstructured":"Spars\u00f8, J.: Design of networks-on-chip for real-time multi-processor systems-on-chip. In: 2012 12th International Conference on Application of Concurrency to System Design (ACSD), pp. 1\u20135. IEEE (2012)","DOI":"10.1109\/ACSD.2012.27"},{"issue":"6","key":"37_CR22","doi-asserted-by":"publisher","first-page":"50","DOI":"10.1109\/MSP.2009.934138","volume":"26","author":"Wayne Wolf","year":"2009","unstructured":"Wolf, W.: Multiprocessor system-on-chip technology. IEEE Signal Process. Mag. 26(6) (2009)","journal-title":"IEEE Signal Processing Magazine"},{"key":"37_CR23","doi-asserted-by":"crossref","unstructured":"Xiong, Q., Lu, Z., Wu, F., Xie, C.: Real-time analysis for wormhole NoC: revisited and revised. In: 2016 International Great Lakes Symposium on VLSI, pp. 75\u201380. IEEE (2016)","DOI":"10.1145\/2902961.2903023"}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-13-5950-7_37","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T05:06:26Z","timestamp":1694581586000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-13-5950-7_37"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"ISBN":["9789811359491","9789811359507"],"references-count":23,"URL":"https:\/\/doi.org\/10.1007\/978-981-13-5950-7_37","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2019]]},"assertion":[{"value":"25 January 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VDAT","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on VLSI Design and Test","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Madurai","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"India","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2018","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"28 June 2018","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"30 June 2018","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"22","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vdat2018","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/vdat2018.tce.edu","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}