{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T14:24:33Z","timestamp":1743085473226,"version":"3.40.3"},"publisher-location":"Singapore","reference-count":10,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789811359491"},{"type":"electronic","value":"9789811359507"}],"license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-981-13-5950-7_40","type":"book-chapter","created":{"date-parts":[[2019,1,24]],"date-time":"2019-01-24T21:31:33Z","timestamp":1548365493000},"page":"473-482","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["3D LBDR: Logic-Based Distributed Routing for 3D NoC"],"prefix":"10.1007","author":[{"given":"Ashish","family":"Sharma","sequence":"first","affiliation":[]},{"given":"Manish","family":"Tailor","sequence":"additional","affiliation":[]},{"given":"Lava","family":"Bhargava","sequence":"additional","affiliation":[]},{"given":"Manoj Singh","family":"Gaur","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,1,25]]},"reference":[{"key":"40_CR1","doi-asserted-by":"crossref","unstructured":"Bishnoi, R., Laxmi, V., Gaur, M.S., Flich, J.: \n                    \n                      \n                    \n                    $$d^{2}$$\n                   LBDR: distance-driven routing to handle permanent failures in 2D mesh NOCs. In: 2015 Design, Automation Test in Europe Conference Exhibition, pp. 800\u2013805, March 2015","DOI":"10.7873\/DATE.2015.0477"},{"key":"40_CR2","doi-asserted-by":"publisher","unstructured":"Bolotin, E., Cidon, I., Ginosar, R., Kolodny, A.: Routing table minimization for irregular mesh NOCs. In: 2007 Design, Automation Test in Europe Conference Exhibition, pp. 1\u20136, April 2007. \n                    https:\/\/doi.org\/10.1109\/DATE.2007.364414","DOI":"10.1109\/DATE.2007.364414"},{"issue":"1","key":"40_CR3","doi-asserted-by":"publisher","first-page":"13","DOI":"10.1109\/L-CA.2007.16","volume":"7","author":"J Flich","year":"2008","unstructured":"Flich, J., Duato, J.: Logic-based distributed routing for NOCs. IEEE Comput. Archit. Lett. 7(1), 13\u201316 (2008). \n                    https:\/\/doi.org\/10.1109\/L-CA.2007.16","journal-title":"IEEE Comput. Archit. Lett."},{"key":"40_CR4","doi-asserted-by":"publisher","unstructured":"Gupta, N., Kumar, M., Laxmi, V., Gaur, M.S., Zwolinski, M.: \n                    \n                      \n                    \n                    $$\\sigma $$\n                  LBDR: congestion-aware logic based distributed routing for 2D NOC. In: 2015 19th International Symposium on VLSI Design and Test (VDAT), pp. 1\u20136, June 2015. \n                    https:\/\/doi.org\/10.1109\/ISVDAT.2015.7208058","DOI":"10.1109\/ISVDAT.2015.7208058"},{"key":"40_CR5","doi-asserted-by":"publisher","DOI":"10.2200\/S00209ED1V01Y200907CAC008","volume-title":"On-Chip Networks","author":"NE Jerger","year":"2009","unstructured":"Jerger, N.E., Peh, L.S.: On-Chip Networks. Morgan & Claypool Publishers, San Rafael (2009)"},{"key":"40_CR6","doi-asserted-by":"publisher","unstructured":"Niazmand, B., Azad, S.P., Flich, J., Raik, J., Jervan, G., Hollstein, T.: Logic-based implementation of fault-tolerant routing in 3D network-on-chips. In: 2016 Tenth IEEE\/ACM International Symposium on Networks-on-Chip (NOCS), pp. 1\u20138, August 2016. \n                    https:\/\/doi.org\/10.1109\/NOCS.2016.7579317","DOI":"10.1109\/NOCS.2016.7579317"},{"key":"40_CR7","unstructured":"NIRGAM"},{"issue":"5","key":"40_CR8","doi-asserted-by":"publisher","first-page":"460","DOI":"10.1049\/iet-cdt.2008.0092","volume":"3","author":"S Rodrigo","year":"2009","unstructured":"Rodrigo, S., Medardoni, S., Flich, J., Bertozzi, D., Duato, J.: Efficient implementation of distributed routing algorithms for NOCs. IET Comput. Digit. Tech. 3(5), 460\u2013475 (2009). \n                    https:\/\/doi.org\/10.1049\/iet-cdt.2008.0092","journal-title":"IET Comput. Digit. Tech."},{"key":"40_CR9","doi-asserted-by":"publisher","unstructured":"Singh, J.K., Swain, A.K., Reddy, T.N.K., Mahapatra, K.K.: Performance evalulation of different routing algorithms in network on chip. In: 2013 IEEE Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics (PrimeAsia), pp. 180\u2013185, December 2013. \n                    https:\/\/doi.org\/10.1109\/PrimeAsia.2013.6731201","DOI":"10.1109\/PrimeAsia.2013.6731201"},{"key":"40_CR10","doi-asserted-by":"publisher","first-page":"41","DOI":"10.1016\/j.vlsi.2015.08.002","volume":"52","author":"J Zhou","year":"2016","unstructured":"Zhou, J., Li, H., Wang, T., Li, X.: LOFT: a low-overhead fault-tolerant routing scheme for 3D NOCs. Integr. VLSI J. 52, 41\u201350 (2016). \n                    https:\/\/doi.org\/10.1016\/j.vlsi.2015.08.002","journal-title":"Integr. VLSI J."}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-13-5950-7_40","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,20]],"date-time":"2019-05-20T23:45:11Z","timestamp":1558395911000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-13-5950-7_40"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"ISBN":["9789811359491","9789811359507"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/978-981-13-5950-7_40","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2019]]},"assertion":[{"value":"25 January 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VDAT","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on VLSI Design and Test","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Madurai","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"India","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2018","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"28 June 2018","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"30 June 2018","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"22","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vdat2018","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/vdat2018.tce.edu","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}