{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T14:50:23Z","timestamp":1742914223936,"version":"3.40.3"},"publisher-location":"Singapore","reference-count":18,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789811359491"},{"type":"electronic","value":"9789811359507"}],"license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-981-13-5950-7_43","type":"book-chapter","created":{"date-parts":[[2019,1,24]],"date-time":"2019-01-24T21:31:33Z","timestamp":1548365493000},"page":"509-520","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Efficient and Failure Aware ECC for STT-MRAM Cache Memory"],"prefix":"10.1007","author":[{"given":"Keerthi Sagar","family":"Kokkiligadda","sequence":"first","affiliation":[]},{"given":"Yogendra","family":"Gupta","sequence":"additional","affiliation":[]},{"given":"Lava","family":"Bhargava","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,1,25]]},"reference":[{"key":"43_CR1","doi-asserted-by":"crossref","unstructured":"Sayed, N., Oboril, F., Bishnoi, R., Tahoori, M.B.: Leveraging systematic unidirectional error-detecting codes for fast STT-MRAM cache. In: 2017 IEEE 35th VLSI Test Symposium (VTS), Las Vegas, NV, pp. 1\u20136 (2017)","DOI":"10.1109\/VTS.2017.7928937"},{"key":"43_CR2","doi-asserted-by":"crossref","unstructured":"Sun, G., Dong, X., Xie, Y., Li, J., Chen, Y.: A novel architecture of the 3D stacked MRAM L2 cache for CMPs. In: 2009 IEEE 15th International Symposium on High Performance Computer Architecture, Raleigh, NC, pp. 239\u2013249 (2009)","DOI":"10.1109\/HPCA.2009.4798259"},{"issue":"4","key":"43_CR3","doi-asserted-by":"publisher","first-page":"234","DOI":"10.1109\/TIT.1961.1057659","volume":"7","author":"J Meggitt","year":"1961","unstructured":"Meggitt, J.: Error correcting codes and their implementation for data transmission systems. IRE Trans. Inf. Theory 7(4), 234\u2013244 (1961)","journal-title":"IRE Trans. Inf. Theory"},{"issue":"8","key":"43_CR4","doi-asserted-by":"publisher","first-page":"2346","DOI":"10.1109\/TMAG.2012.2193589","volume":"48","author":"H Sun","year":"2012","unstructured":"Sun, H., Liu, C., Min, T., Zheng, N., Zhang, T.: Architectural exploration to enable sufficient MTJ device write margin for STT-RAM based cache. IEEE Trans. Magn. 48(8), 2346\u20132351 (2012)","journal-title":"IEEE Trans. Magn."},{"issue":"99","key":"43_CR5","first-page":"1","volume":"PP","author":"Z Azad","year":"2017","unstructured":"Azad, Z., Farbeh, H., Monazzah, A.M.H., Miremadi, S.G.: AWARE: adaptive way allocation for reconfigurable ECCs to protect write errors in STT-RAM caches. IEEE Trans. Emerg. Top. Comput. PP(99), 1 (2017)","journal-title":"IEEE Trans. Emerg. Top. Comput."},{"key":"43_CR6","doi-asserted-by":"crossref","unstructured":"Nguyen, V.T., Dao, V.L., Phan, T.T.D.: Hardware implementation of cyclic codes error correction on FPGA. In: 2016 3rd National Foundation for Science and Technology Development Conference on Information and Computer Science (NICS), Danang, pp. 97\u2013100 (2016)","DOI":"10.1109\/NICS.2016.7725675"},{"issue":"6","key":"43_CR7","doi-asserted-by":"publisher","first-page":"930","DOI":"10.1109\/TCAD.2011.2181510","volume":"31","author":"TJ Chen","year":"2012","unstructured":"Chen, T.J., Li, J.F., Tseng, T.W.: Cost-efficient built-in redundancy analysis with optimal repair rate for RAMs. IEEE Trans. Comput.-Aided Des. Integr. Circ. Syst. 31(6), 930\u2013940 (2012)","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circ. Syst."},{"key":"43_CR8","doi-asserted-by":"publisher","first-page":"1224","DOI":"10.1016\/j.microrel.2013.07.036","volume":"53","author":"W Kang","year":"2013","unstructured":"Kang, W., et al.: A low-cost built-in error correction circuit design for STT-MRAM reliability improvement. Microelectron. Reliab. 53, 1224\u20131229 (2013)","journal-title":"Microelectron. Reliab."},{"issue":"1","key":"43_CR9","doi-asserted-by":"publisher","first-page":"165","DOI":"10.1109\/TCAD.2012.2210420","volume":"32","author":"SK Lu","year":"2013","unstructured":"Lu, S.K., Huang, H.H., Huang, J.L., Ning, P.: Synergistic reliability and yield enhancement techniques for embedded SRAMs. IEEE Trans. Comput.- Aided Des. Integr. Circ. Syst. 32(1), 165\u2013169 (2013)","journal-title":"IEEE Trans. Comput.- Aided Des. Integr. Circ. Syst."},{"key":"43_CR10","doi-asserted-by":"crossref","unstructured":"Li, Y., Shi, D., Xia, P.: Cyclic codes error correction system based on FPGA. In: 2014 7th International Congress on Image and Signal Processing, Dalian, pp. 212\u2013216 (2014)","DOI":"10.1109\/CISP.2014.7003779"},{"key":"43_CR11","unstructured":"Jun, Z., Zhi-Gong, W., Qing-Sheng, H., Jie, X.: Optimized design for high-speed parallel BCH encoder. In: Proceedings of 2005 IEEE International Workshop on VLSI Design and Video Technology, pp. 97\u2013100 (2005)"},{"key":"43_CR12","doi-asserted-by":"crossref","unstructured":"Kim, K., Jeong, G.: Memory technologies for sub-40nm node. In: Proceedings of IEEE International Electron Devices Meeting (IEDM), pp. 27\u201330, December 2007","DOI":"10.1109\/IEDM.2007.4418854"},{"issue":"8","key":"43_CR13","doi-asserted-by":"publisher","first-page":"2221","DOI":"10.1109\/TED.2012.2198825","volume":"59","author":"K Munira","year":"2012","unstructured":"Munira, K., et al.: A quasi-analytical model for energy-delay-reliability tradeoff studies during write operations in a perpendicular STT-RAM cell. Electron Dev. 59(8), 2221\u20132226 (2012)","journal-title":"Electron Dev."},{"key":"43_CR14","doi-asserted-by":"crossref","unstructured":"Smullen, C.W., et al.: Relaxing non-volatility for fast and energy-efficient STT-RAM caches. In: HPCA, pp. 50\u201361 (2011)","DOI":"10.1109\/HPCA.2011.5749716"},{"key":"43_CR15","first-page":"147","volume":"2","author":"A Hocquenghem","year":"1959","unstructured":"Hocquenghem, A.: Codes correcteurs d\u2019erreurs. Chiffres 2, 147\u2013156 (1959). in French","journal-title":"Codes correcteurs d\u2019erreurs. Chiffres"},{"issue":"1","key":"43_CR16","doi-asserted-by":"publisher","first-page":"68","DOI":"10.1016\/S0019-9958(60)90287-4","volume":"3","author":"RC Bose","year":"1960","unstructured":"Bose, R.C., Ray-Chaudhuri, D.K.: On a class of error correcting binary group codes. Inf. Control 3(1), 68\u201379 (1960)","journal-title":"Inf. Control"},{"issue":"7","key":"43_CR17","doi-asserted-by":"publisher","first-page":"994","DOI":"10.1109\/TCAD.2012.2185930","volume":"31","author":"X Dong","year":"2012","unstructured":"Dong, X., Xu, C., Xie, Y., Jouppi, N.P.: NVSim: a circuit-level performance, energy, and area model for emerging nonvolatile memory. IEEE Trans. Comput.- Aided Des. Integr. Circ. Syst. 31(7), 994\u20131007 (2012)","journal-title":"IEEE Trans. Comput.- Aided Des. Integr. Circ. Syst."},{"key":"43_CR18","doi-asserted-by":"publisher","unstructured":"Gupta, Y., Bhargava, L.: Write energy reduction of STT-MRAM based multi-core cache hierarchies. Int. J. Electron. Lett. (2018). \n                    https:\/\/doi.org\/10.1080\/21681724.2018.1482005","DOI":"10.1080\/21681724.2018.1482005"}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-13-5950-7_43","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,20]],"date-time":"2019-05-20T23:44:57Z","timestamp":1558395897000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-13-5950-7_43"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"ISBN":["9789811359491","9789811359507"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/978-981-13-5950-7_43","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2019]]},"assertion":[{"value":"25 January 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VDAT","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on VLSI Design and Test","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Madurai","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"India","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2018","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"28 June 2018","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"30 June 2018","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"22","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vdat2018","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/vdat2018.tce.edu","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}