{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T22:31:00Z","timestamp":1742941860646,"version":"3.40.3"},"publisher-location":"Singapore","reference-count":7,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789811359491"},{"type":"electronic","value":"9789811359507"}],"license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-981-13-5950-7_44","type":"book-chapter","created":{"date-parts":[[2019,1,24]],"date-time":"2019-01-24T21:31:33Z","timestamp":1548365493000},"page":"521-537","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["A Novel Design Approach to Implement Multi-port Register Files Using Pulsed-Latches"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3453-8162","authenticated-orcid":false,"given":"T. S.","family":"Manivannan","sequence":"first","affiliation":[]},{"given":"Meena","family":"Srinivasan","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,1,25]]},"reference":[{"key":"44_CR1","doi-asserted-by":"publisher","first-page":"2034","DOI":"10.1109\/TVLSI.2014.2358699","volume":"23","author":"A Teman","year":"2015","unstructured":"Teman, A., Visotsky, R.: A fast modular method for true variation-aware separatrix tracing in nanoscaled SRAMs. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 23, 2034\u20132042 (2015)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"11","key":"44_CR2","doi-asserted-by":"publisher","first-page":"2713","DOI":"10.1109\/JSSC.2011.2164009","volume":"46","author":"A Teman","year":"2011","unstructured":"Teman, A., Pergament, L., Cohen, O., Fish, A.: A 250\u00a0mV 8\u00a0kb 40\u00a0nm ultra-low power 9T supply feedback SRAM (SF-SRAM). IEEE J. Solid-State Circ. 46(11), 2713\u20132726 (2011)","journal-title":"IEEE J. Solid-State Circ."},{"key":"44_CR3","doi-asserted-by":"crossref","unstructured":"Elsharkasy, W.M., Yantir, H.E., Khajeh, A.: Efficient pulsed-latch implementation for multiport register files. ACM (2017)","DOI":"10.1145\/3125501.3125515"},{"key":"44_CR4","first-page":"1803","volume":"64","author":"WM Elsharkasy","year":"2017","unstructured":"Elsharkasy, W.M., Khajeh, A., Eltawil, A.M., Kurdahi, F.J.: Reliability enhancement of low-power sequential circuits using reconfigurable pulsed latches. IEEE Trans. Circ. Syst. 64, 1803\u20131814 (2017)","journal-title":"IEEE Trans. Circ. Syst."},{"key":"44_CR5","first-page":"360","volume":"64","author":"K Sarfraz","year":"2016","unstructured":"Sarfraz, K., Chan, M.: A 1.2\u00a0V-to-0.4\u00a0V 3.2\u00a0GHz-to-14.3\u00a0MHz power- efficient 3-port register file in 65-nm CMOS. IEEE Trans. Circ. Syst. 64, 360\u2013372 (2016)","journal-title":"IEEE Trans. Circ. Syst."},{"key":"44_CR6","doi-asserted-by":"crossref","unstructured":"Hsiao, S.F., Wu, P.C.: Design of low-leakage multi-port SRAM for register file in graphics processing unit. IEEE (2014)","DOI":"10.1109\/ISCAS.2014.6865601"},{"key":"44_CR7","doi-asserted-by":"crossref","unstructured":"Li, S., Li, Z., Wang, F.: Design of a high-speed low-power multipart register file. IEEE (2009)","DOI":"10.1109\/PRIMEASIA.2009.5397357"}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-13-5950-7_44","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,20]],"date-time":"2019-05-20T23:44:53Z","timestamp":1558395893000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-13-5950-7_44"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"ISBN":["9789811359491","9789811359507"],"references-count":7,"URL":"https:\/\/doi.org\/10.1007\/978-981-13-5950-7_44","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2019]]},"assertion":[{"value":"25 January 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VDAT","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on VLSI Design and Test","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Madurai","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"India","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2018","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"28 June 2018","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"30 June 2018","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"22","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vdat2018","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/vdat2018.tce.edu","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}