{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T14:29:29Z","timestamp":1742999369321,"version":"3.40.3"},"publisher-location":"Singapore","reference-count":16,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789811359491"},{"type":"electronic","value":"9789811359507"}],"license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-981-13-5950-7_45","type":"book-chapter","created":{"date-parts":[[2019,1,24]],"date-time":"2019-01-24T21:31:33Z","timestamp":1548365493000},"page":"538-550","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Low Leakage Noise Tolerant 10T SRAM Cell"],"prefix":"10.1007","author":[{"given":"Vinay","family":"Gupta","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pratiksha","family":"Shukla","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Manisha","family":"Pattanaik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2019,1,25]]},"reference":[{"unstructured":"http:\/\/ptm.asu.edu","key":"45_CR1"},{"key":"45_CR2","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1016\/j.mejo.2017.01.011","volume":"62","author":"S Ahmad","year":"2017","unstructured":"Ahmad, S., Gupta, M.K., Alam, N., Hasan, M.: Low leakage single bitline 9T (SB9T) static random access memory. Microelectron. J. 62, 1\u201311 (2017)","journal-title":"Microelectron. J."},{"issue":"11","key":"45_CR3","doi-asserted-by":"publisher","first-page":"2577","DOI":"10.1109\/JSSC.2006.883344","volume":"41","author":"E Grossar","year":"2006","unstructured":"Grossar, E., Stucchi, M., Maex, K., Dehaene, W.: Read stability and write-ability analysis of SRAM cells for nanometer technologies. IEEE J. Solid-State Circ. 41(11), 2577\u20132588 (2006)","journal-title":"IEEE J. Solid-State Circ."},{"doi-asserted-by":"crossref","unstructured":"Jiao, H., Kursun, V.: Power gated SRAM circuits with data retention capability and high immunity to noise: a comparison for reliability in low leakage sleep mode. In: 2010 International SoC Design Conference, pp. 5\u20138 (2010)","key":"45_CR4","DOI":"10.1109\/SOCDC.2010.5682988"},{"issue":"12","key":"45_CR5","doi-asserted-by":"publisher","first-page":"68","DOI":"10.1109\/MC.2003.1250885","volume":"36","author":"NS Kim","year":"2003","unstructured":"Kim, N.S., et al.: Leakage current: Moore\u2019s law meets static power. Computer 36(12), 68\u201375 (2003)","journal-title":"Computer"},{"issue":"10","key":"45_CR6","doi-asserted-by":"publisher","first-page":"2303","DOI":"10.1109\/JSSC.2007.897148","volume":"42","author":"JP Kulkarni","year":"2007","unstructured":"Kulkarni, J.P., Kim, K., Roy, K.: A 160 mV robust Schmitt trigger based subthreshold SRAM. IEEE J. Solid-State Circ. 42(10), 2303\u20132313 (2007)","journal-title":"IEEE J. Solid-State Circ."},{"issue":"2","key":"45_CR7","doi-asserted-by":"publisher","first-page":"656","DOI":"10.1109\/JSSC.2017.2747151","volume":"53","author":"Morteza Nabavi","year":"2018","unstructured":"Nabavi, M., Sachdev, M.: A 290-mV, 3.34-MHz, 6T SRAM with pMOS access transistors and boosted wordline in 65-nm CMOS technology. IEEE J. Solid-State Circ. 53, 656\u2013667 (2017)","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"4","key":"45_CR8","doi-asserted-by":"publisher","first-page":"549","DOI":"10.1109\/TCAD.2015.2474408","volume":"35","author":"S Pal","year":"2016","unstructured":"Pal, S., Islam, A.: Variation tolerant differential 8T SRAM cell for ultralow power applications. IEEE Trans. Comput.-Aided Des. Integr. Circ. Syst. 35(4), 549\u2013558 (2016)","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circ. Syst."},{"doi-asserted-by":"crossref","unstructured":"Pasandi, G., Fakhraie, S.M.: A new sub-threshold 7T SRAM cell design with capability of bit-interleaving in 90 nm CMOS. In: 2013 21st Iranian Conference on Electrical Engineering (ICEE), pp. 1\u20136 (2013)","key":"45_CR9","DOI":"10.1109\/IranianCEE.2013.6599738"},{"issue":"11","key":"45_CR10","doi-asserted-by":"publisher","first-page":"2438","DOI":"10.1109\/TVLSI.2014.2377518","volume":"23","author":"G Pasandi","year":"2015","unstructured":"Pasandi, G., Fakhraie, S.M.: A 256-kb 9T near-threshold SRAM with 1k cells per bitline and enhanced write and read operations. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 23(11), 2438\u20132446 (2015)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"11","key":"45_CR11","doi-asserted-by":"publisher","first-page":"4302","DOI":"10.1109\/TED.2016.2612678","volume":"63","author":"H Qiu","year":"2016","unstructured":"Qiu, H., et al.: Statistical write stability characterization in SRAM cells at low supply voltage. IEEE Trans. Electron Devices 63(11), 4302\u20134308 (2016)","journal-title":"IEEE Trans. Electron Devices"},{"issue":"2","key":"45_CR12","doi-asserted-by":"publisher","first-page":"305","DOI":"10.1109\/JPROC.2002.808156","volume":"91","author":"K Roy","year":"2003","unstructured":"Roy, K., Mukhopadhyay, S., Mahmoodi-Meimand, H.: Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits. Proc. IEEE 91(2), 305\u2013327 (2003)","journal-title":"Proc. IEEE"},{"key":"45_CR13","doi-asserted-by":"publisher","first-page":"577","DOI":"10.1109\/ACCESS.2014.2323233","volume":"2","author":"J Samandari-Rad","year":"2014","unstructured":"Samandari-Rad, J., Guthaus, M., Hughey, R.: Confronting the variability issues affecting the performance of next-generation SRAM design to optimize and predict the speed and yield. IEEE Access 2, 577\u2013601 (2014)","journal-title":"IEEE Access"},{"issue":"5","key":"45_CR14","doi-asserted-by":"publisher","first-page":"748","DOI":"10.1109\/JSSC.1987.1052809","volume":"22","author":"E Seevinck","year":"1987","unstructured":"Seevinck, E., List, F.J., Lohstroh, J.: Static-noise margin analysis of MOS SRAM cells. IEEE J. Solid-State Circ. 22(5), 748\u2013754 (1987)","journal-title":"IEEE J. Solid-State Circ."},{"issue":"3","key":"45_CR15","doi-asserted-by":"publisher","first-page":"276","DOI":"10.1109\/TSM.2017.2718029","volume":"30","author":"N Yadav","year":"2017","unstructured":"Yadav, N., Shah, A.P., Vishvakarma, S.K.: Stable, reliable, and bit-interleaving 12T SRAM for space applications: a device circuit co-design. IEEE Trans. Semiconductor Manuf. 30(3), 276\u2013284 (2017)","journal-title":"IEEE Trans. Semiconductor Manuf."},{"issue":"7","key":"45_CR16","first-page":"1023","volume":"63","author":"Y Yang","year":"2016","unstructured":"Yang, Y., Jeong, H., Song, S.C., Wang, J., Yeap, G., Jung, S.O.: Single bit-line 7T SRAM cell for near-threshold voltage operation with enhanced performance and energy in 14 nm FinFET technology. IEEE Trans. Circ. Syst. I: Regul. Papers 63(7), 1023\u20131032 (2016)","journal-title":"IEEE Trans. Circ. Syst. I: Regul. Papers"}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-13-5950-7_45","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,20]],"date-time":"2019-05-20T23:44:50Z","timestamp":1558395890000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-13-5950-7_45"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"ISBN":["9789811359491","9789811359507"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/978-981-13-5950-7_45","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2019]]},"assertion":[{"value":"25 January 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VDAT","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on VLSI Design and Test","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Madurai","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"India","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2018","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"28 June 2018","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"30 June 2018","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"22","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vdat2018","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/vdat2018.tce.edu","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}