{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T22:11:14Z","timestamp":1743113474125,"version":"3.40.3"},"publisher-location":"Singapore","reference-count":22,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789811359491"},{"type":"electronic","value":"9789811359507"}],"license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-981-13-5950-7_46","type":"book-chapter","created":{"date-parts":[[2019,1,24]],"date-time":"2019-01-24T21:31:33Z","timestamp":1548365493000},"page":"551-564","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["A Write-Improved Half-Select-Free Low-Power 11T Subthreshold SRAM with Double Adjacent Error Correction for FPGA-LUT Design"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2618-0655","authenticated-orcid":false,"given":"Vishal","family":"Sharma","sequence":"first","affiliation":[]},{"given":"Pranshu","family":"Bisht","sequence":"additional","affiliation":[]},{"given":"Abhishek","family":"Dalal","sequence":"additional","affiliation":[]},{"given":"Shailesh Singh","family":"Chouhan","sequence":"additional","affiliation":[]},{"given":"H. S.","family":"Jattana","sequence":"additional","affiliation":[]},{"given":"Santosh Kumar","family":"Vishvakarma","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,1,25]]},"reference":[{"key":"46_CR1","doi-asserted-by":"crossref","unstructured":"Safarulla, I.M., Manilal, K.: Design of soft error tolerance technique for FPGA based soft core processors. In: 2014 International Conference on Advanced Communication Control and Computing Technologies (ICACCCT), pp. 1036\u20131040. IEEE (2014)","DOI":"10.1109\/ICACCCT.2014.7019254"},{"issue":"2","key":"46_CR2","doi-asserted-by":"publisher","first-page":"402","DOI":"10.1109\/TVLSI.2014.2309350","volume":"23","author":"Z Ullah","year":"2015","unstructured":"Ullah, Z., Jaiswal, M.K., Cheung, R.C.: Z-TCAM: an SRAM-based architecture for TCAM. IEEE Trans. Very Large Scale (VLSI) Integr. Syst. 23(2), 402\u2013406 (2015)","journal-title":"IEEE Trans. Very Large Scale (VLSI) Integr. Syst."},{"key":"46_CR3","doi-asserted-by":"publisher","first-page":"144","DOI":"10.1016\/j.aeue.2018.01.030","volume":"87","author":"V Sharma","year":"2018","unstructured":"Sharma, V., Gopal, M., Singh, P., Vishvakarma, S.K.: A 220 mV robust read-decoupled partial feedback cutting based low-leakage 9T SRAM for Internet of Things (iot) applications. AEU-Int. J. Electron. Commun. 87, 144\u2013157 (2018)","journal-title":"AEU-Int. J. Electron. Commun."},{"key":"46_CR4","volume-title":"Low-power CMOS VLSI Circuit Design","author":"K Roy","year":"2009","unstructured":"Roy, K., Prasad, S.C.: Low-power CMOS VLSI Circuit Design. Wiley, Hoboken (2009)"},{"issue":"2","key":"46_CR5","first-page":"29","volume":"2","author":"V Sharma","year":"2011","unstructured":"Sharma, V., Kumar, S.: Design of low-power CMOS cell structures using subthreshold conduction region. Int. J. Sci. Eng. Res. 2(2), 29\u201334 (2011)","journal-title":"Int. J. Sci. Eng. Res."},{"issue":"10","key":"46_CR6","doi-asserted-by":"publisher","first-page":"2558","DOI":"10.1109\/JSSC.2013.2273835","volume":"48","author":"M-F Chang","year":"2013","unstructured":"Chang, M.-F., et al.: A sub-0.3 V area-efficient l-shaped 7T SRAM with read bitline swing expansion schemes based on boosted read-bitline, asymmetric read-port, and offset cell VDD biasing techniques. IEEE J. Solid-State Circuits 48(10), 2558\u20132569 (2013)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"2","key":"46_CR7","doi-asserted-by":"publisher","first-page":"172","DOI":"10.1109\/TDMR.2016.2544780","volume":"16","author":"S Pal","year":"2016","unstructured":"Pal, S., Islam, A.: 9-T SRAM cell for reliable ultralow-power applications and solving multibit soft-error issue. IEEE Trans. Device Mater. Reliab. 16(2), 172\u2013182 (2016)","journal-title":"IEEE Trans. Device Mater. Reliab."},{"issue":"10","key":"46_CR8","doi-asserted-by":"publisher","first-page":"104508","DOI":"10.1063\/1.2973457","volume":"104","author":"P Andrei","year":"2008","unstructured":"Andrei, P., Oniciuc, L.: Suppressing random dopant-induced fluctuations of threshold voltages in semiconductor devices. J. Appl. Phys. 104(10), 104508 (2008)","journal-title":"J. Appl. Phys."},{"issue":"4","key":"46_CR9","doi-asserted-by":"publisher","first-page":"956","DOI":"10.1109\/JSSC.2007.917509","volume":"43","author":"L Chang","year":"2008","unstructured":"Chang, L., et al.: An 8T-SRAM for variability tolerance and low-voltage operation in high-performance caches. IEEE J. Solid-State Circuits 43(4), 956\u2013963 (2008)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"2","key":"46_CR10","doi-asserted-by":"publisher","first-page":"520","DOI":"10.1109\/JSSC.2010.2091321","volume":"46","author":"M-F Chang","year":"2011","unstructured":"Chang, M.-F., Chang, S.-W., Chou, P.-W., Wu, W.-C.: A 130 mV SRAM with expanded write and read margins for subthreshold applications. IEEE J. Solid-State Circuits 46(2), 520\u2013529 (2011)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"2","key":"46_CR11","doi-asserted-by":"publisher","first-page":"441","DOI":"10.1109\/TCSI.2014.2360760","volume":"62","author":"B Wang","year":"2015","unstructured":"Wang, B., Nguyen, T.Q., Do, A.T., Zhou, J., Je, M., Kim, T.T.-H.: Design of an ultra-low voltage 9T SRAM with equalized bitline leakage and cam-assisted energy efficiency improvement. IEEE Trans. Circuits Syst. I: Regul. Pap. 62(2), 441\u2013448 (2015)","journal-title":"IEEE Trans. Circuits Syst. I: Regul. Pap."},{"issue":"3","key":"46_CR12","doi-asserted-by":"publisher","first-page":"695","DOI":"10.1109\/JSSC.2010.2102571","volume":"46","author":"C-H Lo","year":"2011","unstructured":"Lo, C.-H., Huang, S.-Y.: PPN based 10T SRAM cell for low-leakage and resilient subthreshold operation. IEEE J. Solid-State Circuits 46(3), 695\u2013704 (2011)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"9","key":"46_CR13","doi-asserted-by":"publisher","first-page":"2578","DOI":"10.1109\/TCSI.2014.2332267","volume":"61","author":"Y-W Chiu","year":"2014","unstructured":"Chiu, Y.-W., et al.: 40 nm bit-interleaving 12T subthreshold SRAM with data-aware write-assist. IEEE Trans. Circuits Syst. I: Regul. Pap. 61(9), 2578\u20132585 (2014)","journal-title":"IEEE Trans. Circuits Syst. I: Regul. Pap."},{"key":"46_CR14","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1016\/j.vlsi.2016.09.008","volume":"57","author":"J Kim","year":"2017","unstructured":"Kim, J., Mazumder, P.: A robust 12T SRAM cell with improved write margin for ultra-low power applications in 40 nm CMOS. Integr. VLSI J. 57, 1\u201310 (2017)","journal-title":"Integr. VLSI J."},{"issue":"6","key":"46_CR15","doi-asserted-by":"publisher","first-page":"3768","DOI":"10.1109\/TNS.2009.2032090","volume":"56","author":"SM Jahinuzzaman","year":"2009","unstructured":"Jahinuzzaman, S.M., Rennie, D.J., Sachdev, M.: A soft error tolerant 10T sram bit-cell with differential read capability. IEEE Trans. Nucl. Sci. 56(6), 3768\u20133773 (2009)","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"46_CR16","unstructured":"Lage, C., et al.: Soft error rate and stored charge requirements in advanced high-density SRAMS. In: International Electron Devices Meeting, 1993. IEDM 1993 Technical Digest, pp. 821\u2013824. IEEE (1993)"},{"key":"46_CR17","unstructured":"Hazucha, P., et al.: Neutron soft error rate measurements in a 90-nm CMOS process and scaling trends in sram from 0.25-\/spl mu\/m to 90-nm generation. In: IEEE International Electron Devices Meeting, 2003. IEDM 2003 Technical Digest, p. 21.5. IEEE (2003)"},{"issue":"2","key":"46_CR18","doi-asserted-by":"publisher","first-page":"650","DOI":"10.1109\/JSSC.2008.2011972","volume":"44","author":"IJ Chang","year":"2009","unstructured":"Chang, I.J., Kim, J.-J., Park, S.P., Roy, K.: A 32 kb 10T sub-threshold SRAM array with bit-interleaving and differential read scheme in 90 nm CMOS. IEEE J. Solid-State Circuits 44(2), 650\u2013658 (2009)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"6","key":"46_CR19","doi-asserted-by":"publisher","first-page":"815","DOI":"10.1016\/j.mejo.2014.02.020","volume":"45","author":"L Wen","year":"2014","unstructured":"Wen, L., Duan, Z., Li, Y., Zeng, X.: Analysis of a read disturb-free 9T sram cell with bit-interleaving capability. Microelectron. J. 45(6), 815\u2013824 (2014)","journal-title":"Microelectron. J."},{"issue":"5","key":"46_CR20","doi-asserted-by":"publisher","first-page":"748","DOI":"10.1109\/JSSC.1987.1052809","volume":"22","author":"E Seevinck","year":"1987","unstructured":"Seevinck, E., List, F.J., Lohstroh, J.: Static-noise margin analysis of MOS SRAM cells. IEEE J. Solid-State Circuits 22(5), 748\u2013754 (1987)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"2","key":"46_CR21","doi-asserted-by":"publisher","first-page":"221","DOI":"10.1109\/TVLSI.2017.2766361","volume":"26","author":"J Li","year":"2018","unstructured":"Li, J., Reviriego, P., Xiao, L., Argyrides, C., Li, J.: Extending 3-bit burst error-correction codes with quadruple adjacent error correction. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 26(2), 221\u2013229 (2018)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"12","key":"46_CR22","first-page":"2037","volume":"65","author":"J Li","year":"2018","unstructured":"Li, J., Xiao, L., Reviriego, P., Zhang, R.: Efficient implementations of 4-bit burst error correction for memories. IEEE Trans. Circ. Syst. II: Express Briefs 65(12), 2037\u20132041 (2018)","journal-title":"IEEE Trans. Circ. Syst. II: Express Briefs"}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-13-5950-7_46","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,20]],"date-time":"2019-05-20T23:44:47Z","timestamp":1558395887000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-13-5950-7_46"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"ISBN":["9789811359491","9789811359507"],"references-count":22,"URL":"https:\/\/doi.org\/10.1007\/978-981-13-5950-7_46","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2019]]},"assertion":[{"value":"25 January 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VDAT","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on VLSI Design and Test","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Madurai","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"India","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2018","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"28 June 2018","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"30 June 2018","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"22","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vdat2018","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/vdat2018.tce.edu","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}