{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T18:55:05Z","timestamp":1743015305573,"version":"3.40.3"},"publisher-location":"Singapore","reference-count":14,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789811359491"},{"type":"electronic","value":"9789811359507"}],"license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-981-13-5950-7_47","type":"book-chapter","created":{"date-parts":[[2019,1,24]],"date-time":"2019-01-24T21:31:33Z","timestamp":1548365493000},"page":"565-577","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Low Leakage Read Write Enhanced 9T SRAM Cell"],"prefix":"10.1007","author":[{"given":"Pratiksha","family":"Shukla","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vinay","family":"Gupta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Manisha","family":"Pattanaik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2019,1,25]]},"reference":[{"key":"47_CR1","unstructured":"http:\/\/ptm.asu.edu\/modelcard\/LP\/32nm.pm"},{"issue":"8","key":"47_CR2","doi-asserted-by":"publisher","first-page":"2634","DOI":"10.1109\/TVLSI.2016.2520490","volume":"24","author":"S Ahmad","year":"2016","unstructured":"Ahmad, S., Gupta, M.K., Hasan, M.: Single ended schmitt trigger-based robust low-power SRAM cell. IEEE Trans. Very Large Scale Integr. VLSI Syst. 24(8), 2634\u20132642 (2016)","journal-title":"IEEE Trans. Very Large Scale Integr. VLSI Syst."},{"key":"47_CR3","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1016\/j.mejo.2017.01.011","volume":"62","author":"S Ahmad","year":"2017","unstructured":"Ahmad, S., Gupta, M.K., Alam, N., Hasan, M.: Low leakage single bitline 9T (SB9T) static random access memory. Microelectron. J. 62, 1\u201311 (2017)","journal-title":"Microelectron. J."},{"issue":"02","key":"47_CR4","doi-asserted-by":"publisher","first-page":"23","DOI":"10.4236\/cs.2017.82003","volume":"8","author":"P Bikki","year":"2017","unstructured":"Bikki, P., Karuppanan, P.: Sram cell leakage control techniques for ultra low power application: a survey. Circuits Syst. 8(02), 23 (2017)","journal-title":"Circuits Syst."},{"issue":"11","key":"47_CR5","doi-asserted-by":"publisher","first-page":"2577","DOI":"10.1109\/JSSC.2006.883344","volume":"41","author":"E Grossar","year":"2006","unstructured":"Grossar, E., Stucchi, M., Maex, K., Dehaene, W.: Read stability and write-ability analysis of SRAM cells for nanometer technologies. IEEE J. Solid-State Circuits 41(11), 2577\u20132588 (2006)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"7","key":"47_CR6","doi-asserted-by":"publisher","first-page":"2357","DOI":"10.1109\/TED.2014.2321295","volume":"61","author":"G Pasandi","year":"2014","unstructured":"Pasandi, G., Fakhraie, S.M.: An 8T low-voltage and low-leakage half-selection disturb-free SRAM using bulk-CMOS and FinFETs. IEEE Trans. Electron Devices 61(7), 2357\u20132363 (2014)","journal-title":"IEEE Trans. Electron Devices"},{"issue":"11","key":"47_CR7","doi-asserted-by":"publisher","first-page":"4302","DOI":"10.1109\/TED.2016.2612678","volume":"63","author":"H Qiu","year":"2016","unstructured":"Qiu, H., et al.: Statistical write stability characterization in SRAM cells at low supply voltage. IEEE Trans. Electron Devices 63(11), 4302\u20134308 (2016)","journal-title":"IEEE Trans. Electron Devices"},{"issue":"2","key":"47_CR8","doi-asserted-by":"publisher","first-page":"405","DOI":"10.1016\/j.microrel.2011.09.034","volume":"52","author":"A Islam","year":"2012","unstructured":"Islam, A., Hasan, M.: A technique to mitigate impact of process, voltage and temperature variations on design metrics of SRAM cell. Microelectron. Reliab. 52(2), 405\u2013411 (2012). Low Temperature Processing for Microelectronics and Microsystems Packaging","journal-title":"Microelectron. Reliab."},{"key":"47_CR9","doi-asserted-by":"publisher","first-page":"109","DOI":"10.1016\/j.mejo.2015.11.009","volume":"48","author":"H Jiao","year":"2016","unstructured":"Jiao, H., Qiu, Y., Kursun, V.: Low power and robust memory circuits with asymmetrical ground gating. Microelectron. J. 48, 109\u2013119 (2016)","journal-title":"Microelectron. J."},{"issue":"12","key":"47_CR10","doi-asserted-by":"publisher","first-page":"3039","DOI":"10.1109\/TCSI.2010.2071690","volume":"57","author":"MH Tu","year":"2010","unstructured":"Tu, M.H., Lin, J.Y., Tsai, M.C., Jou, S.J., Chuang, C.T.: Single-ended subthreshold SRAM with asymmetrical write\/read-assist. IEEE Trans. Circuits Syst. I Regul. Pap. 57(12), 3039\u20133047 (2010)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"issue":"1","key":"47_CR11","doi-asserted-by":"publisher","first-page":"163","DOI":"10.1109\/TED.2007.911352","volume":"55","author":"N Verma","year":"2008","unstructured":"Verma, N., Kwong, J., Chandrakasan, A.P.: Nanometer MOSFET variation in minimum energy subthreshold circuits. IEEE Trans. Electron Devices 55(1), 163\u2013174 (2008)","journal-title":"IEEE Trans. Electron Devices"},{"issue":"4","key":"47_CR12","doi-asserted-by":"publisher","first-page":"549","DOI":"10.1109\/TCAD.2015.2474408","volume":"35","author":"S Pal","year":"2016","unstructured":"Pal, S., Islam, A.: Variation tolerant differential 8T SRAM cell for ultralow power applications. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 35(4), 549\u2013558 (2016)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"issue":"11","key":"47_CR13","doi-asserted-by":"publisher","first-page":"2438","DOI":"10.1109\/TVLSI.2014.2377518","volume":"23","author":"G Pasandi","year":"2015","unstructured":"Pasandi, G., Fakhraie, S.M.: A 256-kb 9T near-threshold SRAM with 1k cells per bitline and enhanced write and read operations. IEEE Trans. Very Large Scale Integr. VLSI Syst. 23(11), 2438\u20132446 (2015)","journal-title":"IEEE Trans. Very Large Scale Integr. VLSI Syst."},{"issue":"2","key":"47_CR14","doi-asserted-by":"publisher","first-page":"172","DOI":"10.1109\/TDMR.2016.2544780","volume":"16","author":"S Pal","year":"2016","unstructured":"Pal, S., Islam, A.: 9T SRAM cell for reliable ultralow-power applications and solving multibit soft-error issue. IEEE Trans. Device Mater. Reliab. 16(2), 172\u2013182 (2016)","journal-title":"IEEE Trans. Device Mater. Reliab."}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-13-5950-7_47","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,20]],"date-time":"2019-05-20T23:44:41Z","timestamp":1558395881000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-13-5950-7_47"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"ISBN":["9789811359491","9789811359507"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/978-981-13-5950-7_47","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2019]]},"assertion":[{"value":"25 January 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VDAT","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on VLSI Design and Test","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Madurai","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"India","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2018","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"28 June 2018","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"30 June 2018","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"22","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vdat2018","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/vdat2018.tce.edu","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}