{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,11]],"date-time":"2025-06-11T05:27:05Z","timestamp":1749619625968,"version":"3.40.3"},"publisher-location":"Singapore","reference-count":25,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789811359491"},{"type":"electronic","value":"9789811359507"}],"license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-981-13-5950-7_48","type":"book-chapter","created":{"date-parts":[[2019,1,24]],"date-time":"2019-01-24T21:31:33Z","timestamp":1548365493000},"page":"578-589","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["A Novel March C2RR Algorithm for Nanoelectronic Resistive Random Access Memory (RRAM) Testing"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4804-4171","authenticated-orcid":false,"given":"H.","family":"Sribhuvaneshwari","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7030-4398","authenticated-orcid":false,"given":"K.","family":"Suthendran","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,1,25]]},"reference":[{"issue":"6","key":"48_CR1","doi-asserted-by":"publisher","first-page":"063002","DOI":"10.1088\/0268-1242\/31\/6\/063002","volume":"31","author":"D Ielmini","year":"2016","unstructured":"Ielmini, D.: Resistive switching memories based on metal oxides: mechanisms, reliability, and scaling. Semicond. Sci. Technol. 31(6), 063002 (2016)","journal-title":"Semicond. Sci. Technol."},{"key":"48_CR2","doi-asserted-by":"publisher","first-page":"7764","DOI":"10.1038\/srep07764","volume":"5","author":"H Lv","year":"2016","unstructured":"Lv, H., et al.: Evolution of conductive filament and its impact on reliability issues in oxide-electrolyte based resistive random access memory. Sci. Rep. 5, 7764 (2016)","journal-title":"Sci. Rep."},{"issue":"9","key":"48_CR3","doi-asserted-by":"publisher","first-page":"095013","DOI":"10.1088\/1361-6641\/aa7eed","volume":"32","author":"K Beckmann","year":"2017","unstructured":"Beckmann, K., Holt, J., Olin-Ammentorp, W., Alamgir, Z., Van Nostrand, J., Cady, N.C.: The effect of reactive ion etch (RIE) process conditions on ReRAM device performance. Semicond. Sci. Technol. 32(9), 095013 (2017)","journal-title":"Semicond. Sci. Technol."},{"issue":"1","key":"48_CR4","doi-asserted-by":"publisher","first-page":"180","DOI":"10.1109\/TC.2014.12","volume":"64","author":"CY Chen","year":"2015","unstructured":"Chen, C.Y.: RRAM defect modeling and failure analysis based on march test and a novel squeeze-search scheme. IEEE Trans. Comput. 64(1), 180\u2013190 (2015)","journal-title":"IEEE Trans. Comput."},{"key":"48_CR5","doi-asserted-by":"crossref","unstructured":"Chen, Y.X., Li, J.F.: Fault modeling and testing of 1T1R memristor memories. In: 33rd VLSI Test Symposium (VTS), pp. 1\u20136. IEEE (2015)","DOI":"10.1109\/VTS.2015.7116247"},{"issue":"3","key":"48_CR6","doi-asserted-by":"publisher","first-page":"413","DOI":"10.1109\/TNANO.2013.2253329","volume":"12","author":"S Kannan","year":"2013","unstructured":"Kannan, S., Rajendran, J., Karri, R., Sinanoglu, O.: Sneak-path testing of crossbar-based nonvolatile random access memories. IEEE Trans. Nanotechnol. 12(3), 413\u2013426 (2013)","journal-title":"IEEE Trans. Nanotechnol."},{"issue":"12","key":"48_CR7","first-page":"13909","volume":"118","author":"H Sribhuvaneshwari","year":"2018","unstructured":"Sribhuvaneshwari, H.: A novel feed forward back propagation technique for online resistive random access memory testing. Int. J. Pure Appl. Math. 118(12), 13909\u201313915 (2018)","journal-title":"Int. J. Pure Appl. Math."},{"key":"48_CR8","doi-asserted-by":"crossref","unstructured":"Mozaffari, S.N., Tragoudas, S., Haniotakis, T.: Fast march tests for defects in resistive memory. In: 2015 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH), pp. 88\u201393. IEEE (2015)","DOI":"10.1109\/NANOARCH.2015.7180592"},{"key":"48_CR9","unstructured":"The International Technology Roadmap for Semiconductors (2011). \n                    http:\/\/www.itrs.net\/Links\/2011ITRS\/Home2011.htm"},{"issue":"1","key":"48_CR10","doi-asserted-by":"publisher","first-page":"137","DOI":"10.1088\/0957-4484\/16\/1\/028","volume":"16","author":"DB Strukov","year":"2004","unstructured":"Strukov, D.B., Likharev, K.K.: Prospects for terabit-scale nanoelectronic memories. Nanotechnology 16(1), 137\u2013148 (2004)","journal-title":"Nanotechnology"},{"issue":"3","key":"48_CR11","doi-asserted-by":"publisher","first-page":"203","DOI":"10.1166\/jno.2008.301","volume":"3","author":"KK Likharev","year":"2008","unstructured":"Likharev, K.K.: Hybrid CMOS\/nanoelectronic circuits: opportunities and challenges. J. Nanoelectron. Optoelectron. 3(3), 203\u2013230 (2008)","journal-title":"J. Nanoelectron. Optoelectron."},{"key":"48_CR12","doi-asserted-by":"publisher","first-page":"73","DOI":"10.1007\/1-4020-8068-9_3","volume-title":"Nano, Quantum and Molecular Computing","author":"M Mishra","year":"2004","unstructured":"Mishra, M., Goldstein, S.C.: Defect tolerance at the end of the roadmap. In: Shukla, S.K., Bahar, R.I. (eds.) Nano, Quantum and Molecular Computing, pp. 73\u2013108. Springer, Boston (2004). \n                    https:\/\/doi.org\/10.1007\/1-4020-8068-9_3"},{"issue":"41","key":"48_CR13","doi-asserted-by":"publisher","first-page":"412001","DOI":"10.1088\/0957-4484\/21\/41\/412001","volume":"21","author":"A Chung","year":"2010","unstructured":"Chung, A., Deen, J., Lee, J.S., Meyyappan, M.: Nanoscale memory devices. Nanotechnology 21(41), 412001 (2010)","journal-title":"Nanotechnology"},{"issue":"10R","key":"48_CR14","doi-asserted-by":"publisher","first-page":"100001","DOI":"10.1143\/JJAP.49.100001","volume":"49","author":"Y Fujisaki","year":"2010","unstructured":"Fujisaki, Y.: Current status of nonvolatile semiconductor memory technology. Jpn. J. Appl. Phys. 49(10R), 100001 (2010)","journal-title":"Jpn. J. Appl. Phys."},{"issue":"8","key":"48_CR15","doi-asserted-by":"publisher","first-page":"087305","DOI":"10.1088\/1674-1056\/26\/8\/087305","volume":"26","author":"YF Lai","year":"2017","unstructured":"Lai, Y.F., Chen, F., Zeng, Z.C., Lin, P., Cheng, S.Y., Yu, J.L.: Thermal stability and data retention of resistive random access memory with HfO x\/ZnO double layers. Chin. Phys. B 26(8), 087305 (2017)","journal-title":"Chin. Phys. B"},{"key":"48_CR16","doi-asserted-by":"publisher","first-page":"13504","DOI":"10.1038\/srep13504","volume":"5","author":"P Sun","year":"2015","unstructured":"Sun, P., et al.: Thermal crosstalk in 3-dimensional RRAM crossbar array. Sci. Rep. 5, 13504 (2015)","journal-title":"Sci. Rep."},{"issue":"8","key":"48_CR17","doi-asserted-by":"publisher","first-page":"085009","DOI":"10.1088\/0268-1242\/31\/8\/085009","volume":"31","author":"W Sun","year":"2016","unstructured":"Sun, W., Choi, S., Shin, H.: A new bias scheme for a low power consumption ReRAM crossbar array. Semicond. Sci. Technol. 31(8), 085009 (2016)","journal-title":"Semicond. Sci. Technol."},{"issue":"3","key":"48_CR18","doi-asserted-by":"publisher","first-page":"038501","DOI":"10.1088\/1674-1056\/26\/3\/038501","volume":"26","author":"XF Wang","year":"2017","unstructured":"Wang, X.F., Zhao, H.M., Yang, Y., Ren, T.L.: Graphene resistive random memory - the promising memory device in next generation. Chin. Phys. B 26(3), 038501 (2017)","journal-title":"Chin. Phys. B"},{"key":"48_CR19","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-9551-3","volume-title":"Emerging Memory Technologies Design, Architecture, and Applications","author":"Y Xie","year":"2014","unstructured":"Xie, Y.: Emerging Memory Technologies Design, Architecture, and Applications. Springer, New York (2014). \n                    https:\/\/doi.org\/10.1007\/978-1-4419-9551-3"},{"issue":"11","key":"48_CR20","doi-asserted-by":"publisher","first-page":"833","DOI":"10.1038\/nmat2023","volume":"6","author":"R Waser","year":"2007","unstructured":"Waser, R., Aono, M.: Nanoionics-based resistive switching memories. Nat. Mater. 6(11), 833\u2013840 (2007)","journal-title":"Nat. Mater."},{"issue":"9","key":"48_CR21","doi-asserted-by":"publisher","first-page":"3124","DOI":"10.1109\/TED.2011.2160265","volume":"58","author":"C Walczyk","year":"2011","unstructured":"Walczyk, C., et al.: Impact of temperature on the resistive switching behavior of embedded HfO2-based RRAM devices. IEEE Trans. Electron Devices 58(9), 3124\u20133131 (2011)","journal-title":"IEEE Trans. Electron Devices"},{"issue":"8","key":"48_CR22","doi-asserted-by":"publisher","first-page":"1815","DOI":"10.1109\/TVLSI.2013.2277715","volume":"22","author":"M Zangeneh","year":"2014","unstructured":"Zangeneh, M., Joshi, A.: Design and optimization of nonvolatile multibit 1T1R resistive RAM. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 22(8), 1815\u20131828 (2014)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"48_CR23","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-88497-4","volume-title":"Embedded Memories for Nano-Scale VLSIs","author":"K Zhang","year":"2009","unstructured":"Zhang, K.: Embedded Memories for Nano-Scale VLSIs, 1st edn. Springer, New York (2009). \n                    https:\/\/doi.org\/10.1007\/978-0-387-88497-4","edition":"1"},{"key":"48_CR24","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-79078-5","volume-title":"Memories in Wireless Systems","author":"R Micheloni","year":"2008","unstructured":"Micheloni, R., Campardo, G., Olivo, P.: Memories in Wireless Systems, 1st edn. Springer, Heidelberg (2008). \n                    https:\/\/doi.org\/10.1007\/978-3-540-79078-5","edition":"1"},{"key":"48_CR25","doi-asserted-by":"crossref","unstructured":"Mistry, K., et al.: A 45nm logic technology with high-k+ metal gate transistors, strained silicon, 9 Cu interconnect layers, 193nm dry patterning, and 100% Pb-free packaging. In: Electron Devices Meeting, IEDM 2007, pp. 247\u2013250. IEEE (2007)","DOI":"10.1109\/IEDM.2007.4418914"}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-13-5950-7_48","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,20]],"date-time":"2019-05-20T23:44:40Z","timestamp":1558395880000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-13-5950-7_48"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"ISBN":["9789811359491","9789811359507"],"references-count":25,"URL":"https:\/\/doi.org\/10.1007\/978-981-13-5950-7_48","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2019]]},"assertion":[{"value":"25 January 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VDAT","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on VLSI Design and Test","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Madurai","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"India","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2018","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"28 June 2018","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"30 June 2018","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"22","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vdat2018","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/vdat2018.tce.edu","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}