{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,29]],"date-time":"2025-12-29T13:51:20Z","timestamp":1767016280533,"version":"3.40.3"},"publisher-location":"Singapore","reference-count":17,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789811359491"},{"type":"electronic","value":"9789811359507"}],"license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-981-13-5950-7_51","type":"book-chapter","created":{"date-parts":[[2019,1,24]],"date-time":"2019-01-24T21:31:33Z","timestamp":1548365493000},"page":"619-630","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Source Hotspot Management in a Mesh Network on Chip"],"prefix":"10.1007","author":[{"given":"Ajay","family":"S","sequence":"first","affiliation":[]},{"given":"Satya Sai Krishna Mohan","family":"G","sequence":"additional","affiliation":[]},{"given":"Shashank S","family":"Rao","sequence":"additional","affiliation":[]},{"given":"Sujay B","family":"Shaunak","sequence":"additional","affiliation":[]},{"given":"Krutthika","family":"H K","sequence":"additional","affiliation":[]},{"given":"Ananda","family":"Y R","sequence":"additional","affiliation":[]},{"given":"John","family":"Jose","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,1,25]]},"reference":[{"issue":"4","key":"51_CR1","doi-asserted-by":"publisher","first-page":"421","DOI":"10.1016\/j.jcss.2012.09.007","volume":"79","author":"C Wang","year":"2013","unstructured":"Wang, C., Hu, W., Bagherzadeh, N.: Scalable load balancing congestion-aware network-on-chip router architecture. J. Comput. Syst. Sci. 79(4), 421\u2013439 (2013)","journal-title":"J. Comput. Syst. Sci."},{"key":"51_CR2","doi-asserted-by":"crossref","unstructured":"Reshma Raj, R.S., Das, A., Jose, J.: Implementation and analysis of hotspot mitigation in mesh NoCs by cost-effective deflection routing technique. In: IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC), Abu Dhabi, pp. 1\u20136 (2017)","DOI":"10.1109\/VLSI-SoC.2017.8203461"},{"key":"51_CR3","unstructured":"Link, G.M., Vijaykrishnan, N.: Hotspot prevention through runtime reconfiguration in network-on-chip. In: Design, Automation and Test in Europe (DATE), pp. 648\u2013649 (2005)"},{"issue":"5","key":"51_CR4","doi-asserted-by":"publisher","first-page":"501","DOI":"10.1109\/TVLSI.2006.876103","volume":"14","author":"W Huang","year":"2006","unstructured":"Huang, W., et al.: HotSpot: a compact thermal modeling methodology for early-stage VLSI design. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 14(5), 501\u2013513 (2006)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"51_CR5","doi-asserted-by":"crossref","unstructured":"Gindin, R., et al.: NoC-based FPGA: architecture and routing. In: International Symposium on Networks-on-Chip (NOCS), pp. 253\u2013264 (2007)","DOI":"10.1109\/NOCS.2007.31"},{"key":"51_CR6","doi-asserted-by":"crossref","unstructured":"Kakoulli, E., et al.: HPRA: a pro-active hotspot-preventive high-performance routing algorithm for networks-on-chips. In: International Conference on Computer Design (ICCD), pp. 249\u2013255 (2012)","DOI":"10.1109\/ICCD.2012.6378648"},{"issue":"3","key":"51_CR7","doi-asserted-by":"publisher","first-page":"418","DOI":"10.1109\/TCAD.2011.2170568","volume":"31","author":"E Kakoulli","year":"2012","unstructured":"Kakoulli, E., et al.: Intelligent hotspot prediction for network-on-chip based multicore systems. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 31(3), 418\u2013431 (2012)","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"51_CR8","doi-asserted-by":"crossref","unstructured":"Gupte, A., Jones, P.: Hotspot mitigation using dynamic partial reconfiguration for improved performance. In: International Conference on Reconfigurable Computing and FPGAs (ReConFig), pp. 89\u201394 (2009)","DOI":"10.1109\/ReConFig.2009.80"},{"key":"51_CR9","doi-asserted-by":"crossref","unstructured":"Alfaraj, N., et al.: HOPE: hotspot congestion control for Clos network on chip. In: International Symposium on Networks-on-Chip (NOCS), pp. 17\u201324 (2011)","DOI":"10.1145\/1999946.1999950"},{"issue":"1","key":"51_CR10","doi-asserted-by":"publisher","first-page":"138","DOI":"10.1109\/TC.2016.2564961","volume":"66","author":"M Tang","year":"2017","unstructured":"Tang, M., Lin, X., Palesi, M.: The repetitive turn model for adaptive routing. IEEE Trans. Comput. 66(1), 138\u2013146 (2017)","journal-title":"IEEE Trans. Comput."},{"issue":"8, Part B","key":"51_CR11","doi-asserted-by":"publisher","first-page":"899","DOI":"10.1016\/j.micpro.2012.08.002","volume":"37","author":"W-C Tsai","year":"2013","unstructured":"Tsai, W.-C., Chu, K.-C., Hu, Y.-H., Chen, S.-J.: Non-minimal, turn-model based NoC routing. Microprocess. Microsyst. 37(8, Part B), 899\u2013914 (2013). ISSN 0141\u20139331","journal-title":"Microprocess. Microsyst."},{"key":"51_CR12","doi-asserted-by":"publisher","first-page":"70","DOI":"10.1109\/2.976921","volume":"35","author":"L Benini","year":"2002","unstructured":"Benini, L., De Micheli, G.: Networks on chips: a new SoC paradigm. Computer 35, 70\u201378 (2002)","journal-title":"Computer"},{"key":"51_CR13","doi-asserted-by":"publisher","first-page":"265","DOI":"10.1007\/978-1-4614-4274-5","volume-title":"Designing 2D and 3D Network on-Chip Architectures","author":"K Tatas","year":"2014","unstructured":"Tatas, K., Siozios, K., Soudris, D., Jantsch, A.: Designing 2D and 3D Network on-Chip Architectures, 1st edn, p. 265. Springer, New York (2014). \n                    https:\/\/doi.org\/10.1007\/978-1-4614-4274-5","edition":"1"},{"key":"51_CR14","doi-asserted-by":"crossref","unstructured":"Jiang, N., et al.: A detailed and flexible cycle-accurate network-on-chip simulator. In: International Symposium on Performance Analysis of Systems and Software (ISPASS), pp. 86\u201396 (2013)","DOI":"10.1109\/ISPASS.2013.6557149"},{"issue":"2","key":"51_CR15","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2024716.2024718","volume":"39","author":"N Binkert","year":"2011","unstructured":"Binkert, N., et al.: The gem5 simulator. ACM SIGARCH Comput. Arch. News 39(2), 1 (2011)","journal-title":"ACM SIGARCH Comput. Arch. News"},{"key":"51_CR16","unstructured":"Zedboard.org Zedboard. \n                    http:\/\/www.zedboard.org\/product\/zedboard"},{"key":"51_CR17","unstructured":"Xilinx.com Xilinx. \n                    http:\/\/www.xilinx.com\/products\/design-tools\/vivado"}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-13-5950-7_51","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,20]],"date-time":"2019-05-20T23:46:09Z","timestamp":1558395969000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-13-5950-7_51"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"ISBN":["9789811359491","9789811359507"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/978-981-13-5950-7_51","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2019]]},"assertion":[{"value":"25 January 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VDAT","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on VLSI Design and Test","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Madurai","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"India","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2018","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"28 June 2018","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"30 June 2018","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"22","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vdat2018","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/vdat2018.tce.edu","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}