{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T08:25:31Z","timestamp":1742977531755,"version":"3.40.3"},"publisher-location":"Singapore","reference-count":20,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789811359491"},{"type":"electronic","value":"9789811359507"}],"license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-981-13-5950-7_52","type":"book-chapter","created":{"date-parts":[[2019,1,24]],"date-time":"2019-01-24T21:31:33Z","timestamp":1548365493000},"page":"631-640","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":8,"title":["An Energy-Efficient Core Mapping Algorithm on Network on Chip (NoC)"],"prefix":"10.1007","author":[{"given":"B. Naresh Kumar","family":"Reddy","sequence":"first","affiliation":[]},{"family":"Sireesha","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,1,25]]},"reference":[{"issue":"1","key":"52_CR1","doi-asserted-by":"publisher","first-page":"70","DOI":"10.1109\/2.976921","volume":"35","author":"L Benini","year":"2002","unstructured":"Benini, L., De Micheli, G.: Networks on chips: a new SoC paradigm. IEEE Comput. 35(1), 70\u201378 (2002)","journal-title":"IEEE Comput."},{"issue":"11","key":"52_CR2","doi-asserted-by":"publisher","first-page":"2141","DOI":"10.1109\/TVLSI.2012.2227283","volume":"21","author":"D DiTomaso","year":"2013","unstructured":"DiTomaso, D., Morris, R., Kodi, A.K., Sarathy, A., Louri, A.: Extending the energy efficiency and performance with channel buffers, crossbars, and topology analysis for network on chips. IEEE Trans. Very Large Scale Integr. Syst. 21(11), 2141\u20132154 (2013)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"unstructured":"Naresh Kumar Reddy, B., Vasantha, M.H., Nithin Kumar, Y.B., Sharma, D.: Communication energy constrained spare core on NoC. In: 6th International Conference on Computing, Communication and Networking Technologies (ICCCNT), pp. 1\u20134 (2015)","key":"52_CR3"},{"unstructured":"Naresh Kumar Reddy, B., Vasantha, M.H., Nithin Kumar, Y.B., Sharma, D.: A fine grained position for modular core on NoC. In: IEEE International Conference on Computer, Communication and Control, pp. 1\u20134 (2015)","key":"52_CR4"},{"unstructured":"Koziris, N., Romesis, M., Tsanakas, P., Papakonstantinou, G.: An efficient algorithm for the physical mapping of clustered task graphs onto multiprocessor architectures. In: Proceedings 8th Euromicro Workshop on Parallel and Distributed Processing (2000)","key":"52_CR5"},{"unstructured":"Murali, S., De Micheli, G.: Bandwidth-constrained mapping of cores onto NoC architectures. In: Proceedings Design Automation and Test in Europe Conference and Exhibition (2004)","key":"52_CR6"},{"doi-asserted-by":"crossref","unstructured":"Srinivasan, K., Chatha, K.S.: A technique for low energy mapping and routing in network-on-chip architectures. In: International Symposium on Low Power Electronics and Design, pp. 387\u2013392 (2005)","key":"52_CR7","DOI":"10.1145\/1077603.1077695"},{"issue":"3","key":"52_CR8","doi-asserted-by":"publisher","first-page":"452","DOI":"10.1109\/TC.2011.240","volume":"62","author":"D Rahmati","year":"2013","unstructured":"Rahmati, D., Murali, S., Benini, L., De Micheli, G., Sarbazi-Azad, H.: Computing accurate performance bounds for best effort networks-on-chip. IEEE Trans. Comput. 62(3), 452\u2013467 (2013)","journal-title":"IEEE Trans. Comput."},{"unstructured":"Shen, W.-T., Chao, C.-H. Lien, Y.-K., Wu, A.-Y.: A new binomial mapping and optimization algorithm for reduce complexity mesh based on chip-networks. In: Proceedings of the First International Symposium on Networks-on-Chip (2007)","key":"52_CR9"},{"doi-asserted-by":"crossref","unstructured":"Hu, W., Du, C., Yan, L., Tianzhou, C.: A fast algorithm for energy-aware mapping of cores onto WK-recursive NoC under performance constraints. In: International Conference on High Performance Computing (HiPC) (2009)","key":"52_CR10","DOI":"10.1109\/HIPC.2009.5433192"},{"doi-asserted-by":"crossref","unstructured":"Agrawal, S., Sant, D., Sharma, G.K.: An efficient energy- and bandwidth- aware mapping algorithm for regular NoC architectures. In: International Symposium on Networks-on-Chip (2010)","key":"52_CR11","DOI":"10.1145\/1921249.1921262"},{"doi-asserted-by":"crossref","unstructured":"Michael, N., Wang, Y., Suh, G.E., Tang, A.: Quadrisection-based task mapping on many-core processors for energy-efficient on-chip communication. In: International Symposium on Networks-on-Chip (2013)","key":"52_CR12","DOI":"10.1109\/NoCS.2013.6558409"},{"key":"52_CR13","first-page":"1","volume":"16","author":"NKR Beechu","year":"2017","unstructured":"Beechu, N.K.R., Harishchandra, V.M., Balachandra, N.K.: High-performance and energy-efficient fault-tolerance core mapping in NoC. Sustain. Comput.: Inform. Syst. 16, 1\u201310 (2017)","journal-title":"Sustain. Comput.: Inform. Syst."},{"key":"52_CR14","doi-asserted-by":"publisher","first-page":"79","DOI":"10.1016\/j.jnca.2017.12.019","volume":"105","author":"NKR Beechu","year":"2018","unstructured":"Beechu, N.K.R., et al.: An energy-efficient fault-aware core mapping in mesh-based network on chip systems. J. Netw. Comput. Appl. 105, 79\u201387 (2018)","journal-title":"J. Netw. Comput. Appl."},{"issue":"2","key":"52_CR15","doi-asserted-by":"publisher","first-page":"213","DOI":"10.1007\/s11277-017-5061-y","volume":"100","author":"NKR Beechu","year":"2017","unstructured":"Beechu, N.K.R., et al.: Energy-aware and reliability-aware mapping for NoC-based architectures. Wirel. Pers. Commun. 100(2), 213\u2013225 (2017)","journal-title":"Wirel. Pers. Commun."},{"doi-asserted-by":"crossref","unstructured":"Reddy, B.N.K., Vasantha, M.H., Nithin Kumar, Y.B.: A Gracefully degrading and energy-efficient fault tolerant NoC using spare core. In: 2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2016), Pennsylvania, USA, pp. 146\u2013151 (2016)","key":"52_CR16","DOI":"10.1109\/ISVLSI.2016.80"},{"unstructured":"Noxim the NoC simulator. \n                    http:\/\/noxim.sourceforge.net\/","key":"52_CR17"},{"unstructured":"http:\/\/www.xilinx.com\/products\/boards-and-kits\/ek-k7-kc705-g.html","key":"52_CR18"},{"key":"52_CR19","doi-asserted-by":"publisher","first-page":"16","DOI":"10.1016\/j.mejo.2017.09.010","volume":"70","author":"NKR Beechu","year":"2017","unstructured":"Beechu, N.K.R., et al.: System level fault-tolerance core mapping and FPGA-based verification of NoC. Microelectron. J. 70, 16\u201326 (2017)","journal-title":"Microelectron. J."},{"issue":"4","key":"52_CR20","doi-asserted-by":"publisher","first-page":"621","DOI":"10.1007\/s11235-017-0412-2","volume":"68","author":"NKR Beechu","year":"2017","unstructured":"Beechu, N.K.R., et al.: Hardware implementation of fault tolerance NoC core mapping. Telecommun. Syst. 68(4), 621\u2013630 (2017)","journal-title":"Telecommun. Syst."}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-13-5950-7_52","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,20]],"date-time":"2019-05-20T23:46:04Z","timestamp":1558395964000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-13-5950-7_52"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"ISBN":["9789811359491","9789811359507"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/978-981-13-5950-7_52","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2019]]},"assertion":[{"value":"25 January 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VDAT","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on VLSI Design and Test","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Madurai","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"India","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2018","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"28 June 2018","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"30 June 2018","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"22","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vdat2018","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/vdat2018.tce.edu","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}