{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,11]],"date-time":"2024-09-11T08:12:47Z","timestamp":1726042367448},"publisher-location":"Singapore","reference-count":22,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789811389689"},{"type":"electronic","value":"9789811389696"}],"license":[{"start":{"date-parts":[[2019,8,29]],"date-time":"2019-08-29T00:00:00Z","timestamp":1567036800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020]]},"DOI":"10.1007\/978-981-13-8969-6_8","type":"book-chapter","created":{"date-parts":[[2019,8,28]],"date-time":"2019-08-28T10:03:09Z","timestamp":1566986589000},"page":"127-141","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["2D Qubit Placement of Quantum Circuits Using LONGPATH"],"prefix":"10.1007","author":[{"given":"Mrityunjay","family":"Ghosh","sequence":"first","affiliation":[]},{"given":"Nivedita","family":"Dey","sequence":"additional","affiliation":[]},{"given":"Debdeep","family":"Mitra","sequence":"additional","affiliation":[]},{"given":"Amlan","family":"Chakrabarti","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,8,29]]},"reference":[{"key":"8_CR1","doi-asserted-by":"crossref","unstructured":"Meier, F., Levy, J., Loss, D.: Quantum computing with spin cluster qubits. Phys. Rev. Lett. 90 (2003)","DOI":"10.1103\/PhysRevLett.90.047901"},{"key":"8_CR2","unstructured":"Hollenberg, L.C.L., Greentree, A.D., Fowler, A.G., Wellard, C.J.: Spin transport and quasi 2D architectures for donor-based quantum computing, Centre for Quantum Computer Technology School of Physics, University of Melbourne, VIC 3010, Australia"},{"issue":"4","key":"8_CR3","doi-asserted-by":"publisher","first-page":"752","DOI":"10.1109\/TCAD.2008.917562","volume":"27","author":"D Maslov","year":"2008","unstructured":"Maslov, D., Falconer, S.M., Mosca, M.: Quantum Circuit Placement. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 27(4), 752\u2013763 (2008)","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"8_CR4","doi-asserted-by":"crossref","unstructured":"Whitney, M., Isailovic, N., Patel, Y., Kubiatowicz, J.: Automated generation of layout and control for quantum circuits. In: Proceedings of the 4th International Conference on Computing Frontiers, pp. 83\u201394 (2007)","DOI":"10.1145\/1242531.1242546"},{"issue":"7","key":"8_CR5","doi-asserted-by":"publisher","first-page":"1221","DOI":"10.1109\/TVLSI.2014.2337302","volume":"23","author":"Chia-Chun Lin","year":"2015","unstructured":"Lin, C.-C., Sur-Kolay, S., Jha, N.K.: PAQCS: physical design-aware fault-tolerant quantum circuit synthesis. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 23(7) (2015)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"8_CR6","doi-asserted-by":"crossref","unstructured":"Paler, A., Devitt, S.J., Nemoto, K., Polian, I.: Synthesis of topological quantum circuits. In: IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH), pp. 181\u2013187 (2013)","DOI":"10.1145\/2765491.2765524"},{"key":"8_CR7","unstructured":"DiVincenzo, D.P.: The Physical Implementation of Quantum Computation, IBM T.J. Watson Research Center, Yorktown Heights (2008)"},{"key":"8_CR8","doi-asserted-by":"crossref","unstructured":"Wille, R., Lye, A., Drechsler, R.: Optimal SWAP gate insertion for nearest neighbor quantum circuits. In: 2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC) (2014)","DOI":"10.1109\/ASPDAC.2014.6742939"},{"issue":"11","key":"8_CR9","doi-asserted-by":"publisher","first-page":"2055","DOI":"10.1109\/TVLSI.2012.2227518","volume":"21","author":"Chia-Chun Lin","year":"2013","unstructured":"Lin, C.-C., Chakrabarti, A., Jha, N.K.: Optimized quantum gate library for various physical machine descriptions. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 21(11) (2013)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"8_CR10","doi-asserted-by":"crossref","unstructured":"Maslov, D., Falconer, S.M., Mosca, M.: Quantum circuit placement: optimizing qubit-to-qubit interactions through mapping quantum circuits into a physical experiment. In: 44th ACM\/IEEE Design Automation Conference (2007)","DOI":"10.1109\/DAC.2007.375304"},{"key":"8_CR11","doi-asserted-by":"crossref","unstructured":"Hirata, Y., Nakanishi, M., Yamashita, S., Nakashima, Y.: An efficient method to convert arbitrary quantum circuits to ones on a linear nearest neighbor architecture. In: Proceedings of the 3rd International Conference on Quantum, Nano and Micro Technologies, pp. 26\u201333 (2009)","DOI":"10.1109\/ICQNM.2009.25"},{"issue":"3","key":"8_CR12","doi-asserted-by":"publisher","first-page":"355","DOI":"10.1007\/s11128-010-0201-2","volume":"10","author":"M Saeedi","year":"2011","unstructured":"Saeedi, M., Wille, R., Drechsler, R.: Synthesis of quantum circuits for linear nearest neighbor architectures. Quantum Inform. Process. 10(3), 355\u2013377 (2011)","journal-title":"Quantum Inform. Process."},{"key":"8_CR13","doi-asserted-by":"crossref","unstructured":"Shafaei, A., Saeedi, M., Pedram, M.: Optimization of quantum circuits for interaction distance in linear nearest neighbor architectures. In: Proceedings of the 50th Annual Design Automation Conference, pp. 41:1\u201341:6 (2013)","DOI":"10.1145\/2463209.2488785"},{"issue":"4","key":"8_CR14","first-page":"219","volume":"41","author":"N Mohammadzadeh","year":"2010","unstructured":"Mohammadzadeh, N., Sedighi, M., Zamani, M.S.: Quantum physical synthesis: improving physical design by netlist modifications. Micro- electron. J. 41(4), 219\u2013230 (2010)","journal-title":"Micro- electron. J."},{"issue":"2","key":"8_CR15","doi-asserted-by":"publisher","first-page":"445","DOI":"10.1007\/s11128-013-0661-2","volume":"13","author":"N Mohammadzadeh","year":"2014","unstructured":"Mohammadzadeh, N., Zamani, M.S., Sedighi, M.: Quantum circuit physical design methodology with emphasis on physical synthesis. Quantum Inform. Process. 13(2), 445\u201365 (2014)","journal-title":"Quantum Inform. Process."},{"issue":"5","key":"8_CR16","doi-asserted-by":"publisher","first-page":"1267","DOI":"10.1007\/s11128-013-0725-3","volume":"13","author":"H Goudarzi","year":"2014","unstructured":"Goudarzi, H., Dousti, M., Shafaei, A., Pedram, M.: Design of a universal logic block for fault-tolerant realization of any logic operation in trapped-ion quantum circuits. Quantum Inform. Process. 13(5), 1267\u20131299 (2014)","journal-title":"Quantum Inform. Process."},{"key":"8_CR17","doi-asserted-by":"crossref","unstructured":"Choi, B.-S., Meter, R.V.: A $$\\theta (\\sqrt{n})$$ \u03b8 ( n ) -depth quantum adder on a 2D NTC quantum computer architecture. ACM J. Emerg. Technol. Comput. Syst. 8(3), 24:\u201324:22 (2012)","DOI":"10.1145\/2287696.2287707"},{"key":"8_CR18","doi-asserted-by":"publisher","first-page":"58","DOI":"10.1007\/978-3-642-38986-3_6","volume-title":"Reversible Computation","author":"Mehdi Saeedi","year":"2013","unstructured":"Saeedi, M., Shafaei, A., Pedram, M.: Constant-factor optimization of quantum adders on 2D quantum architectures. In: Proceedings of the 5th International Conference on Reversible Computation, pp. 5\u201369 (2013)"},{"key":"8_CR19","doi-asserted-by":"crossref","first-page":"11","DOI":"10.26421\/QIC13.11-12-3","volume":"13","author":"P Pham","year":"2013","unstructured":"Pham, P., Svore, K.M.: A 2D nearest-neighbor quantum architecture for factoring in polylogarithmic depth. Quantum Inform. Comput. 13, 11\u201312 (2013)","journal-title":"Quantum Inform. Comput."},{"key":"8_CR20","doi-asserted-by":"crossref","unstructured":"Shafaei, A., Saeedi, M., Pedram, M.: Qubit placement to minimize communication overhead in 2D quantum architectures. In: Proceedings of the 19th Asia South Pacific Design Automation Conference, pp. 495\u2013500 (2014)","DOI":"10.1109\/ASPDAC.2014.6742940"},{"key":"8_CR21","unstructured":"Wille, R., Saeedi, M., Drechsler, R.: Synthesis of reversible functions beyond gate count and quantum cost. In: International Workshop on Logic Synthesis (IWLS) (2009)"},{"key":"8_CR22","unstructured":"Chakrabarti, A., Sur-Kolay, S., Chaudhury, A.: Linear nearest neighbor synthesis of reversible circuits by graph partitioning, CoRR, abs\/1112.0564 (2011)"}],"container-title":["Advances in Intelligent Systems and Computing","Advanced Computing and Systems for Security"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-13-8969-6_8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,9,26]],"date-time":"2022-09-26T18:56:06Z","timestamp":1664218566000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-13-8969-6_8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,8,29]]},"ISBN":["9789811389689","9789811389696"],"references-count":22,"URL":"https:\/\/doi.org\/10.1007\/978-981-13-8969-6_8","relation":{},"ISSN":["2194-5357","2194-5365"],"issn-type":[{"type":"print","value":"2194-5357"},{"type":"electronic","value":"2194-5365"}],"subject":[],"published":{"date-parts":[[2019,8,29]]},"assertion":[{"value":"29 August 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}