{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,8]],"date-time":"2025-09-08T05:43:42Z","timestamp":1757310222246},"publisher-location":"Singapore","reference-count":12,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789811501838"},{"type":"electronic","value":"9789811501845"}],"license":[{"start":{"date-parts":[[2019,11,28]],"date-time":"2019-11-28T00:00:00Z","timestamp":1574899200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020]]},"DOI":"10.1007\/978-981-15-0184-5_49","type":"book-chapter","created":{"date-parts":[[2019,11,27]],"date-time":"2019-11-27T12:04:06Z","timestamp":1574856246000},"page":"575-580","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Realization of 2-D DCT Using Adder Compressor"],"prefix":"10.1007","author":[{"given":"Raunak R.","family":"Lahoti","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shantanu","family":"Agarwal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Balamurugan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Marimuthu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2019,11,28]]},"reference":[{"key":"49_CR1","doi-asserted-by":"crossref","unstructured":"Schiavon, T., Paim, G., Fonseca, M., Costa, E., Almeida, S.: Exploiting adder compressors for power-efficient 2-D approximate DCT realization. In: 7th Latin American Symposium on Circuits & Systems (LASCAS), pp. 383\u2013386 (2016)","DOI":"10.1109\/LASCAS.2016.7451090"},{"issue":"6","key":"49_CR2","doi-asserted-by":"publisher","first-page":"708","DOI":"10.1109\/TLA.2010.5688099","volume":"8","author":"FM Bayer","year":"2010","unstructured":"Bayer, F.M., Cintra, R.J.: Image compression via a fast DCT approximation. IEEE Latin Am. Trans. 8(6), 708\u2013713 (2010)","journal-title":"IEEE Latin Am. Trans."},{"key":"49_CR3","doi-asserted-by":"crossref","unstructured":"Edirisuriya, A., Madanayake, A., Cintra, R.J., Bayer, F.M.: A multiplication-free digital architecture for 16\u2009\u00d7\u200916 2-D DCT\/DST transform for HEVC. In: 27th Convention of Electrical & Electronics Engineers in Israel (IEEEI), pp. 1\u20135 (2012)","DOI":"10.1109\/EEEI.2012.6377050"},{"issue":"24","key":"49_CR4","doi-asserted-by":"publisher","first-page":"1532","DOI":"10.1049\/el.2013.1352","volume":"49","author":"FM Bayer","year":"2013","unstructured":"Bayer, F.M., Cintra, R.J., Madanayake, A., Potluri, U.S.: Multiplier less approximate 4-point DCT VLSI architectures for transform block coding. Electron. Lett. 49(24), 1532\u20131534 (2013)","journal-title":"Electron. Lett."},{"issue":"6","key":"49_CR5","doi-asserted-by":"publisher","first-page":"1727","DOI":"10.1109\/TCSI.2013.2295022","volume":"61","author":"US Potluri","year":"2014","unstructured":"Potluri, U.S., Madanayake, A., Cintra, R.J., Bayer, F.M., Kulasekera, S., Edirisuriya, A.: Improved 8-point approximate DCT for image and video compression requiring only 14 additions. IEEE Trans. Circuits Syst. I: Regul. Pap. 61(6), 1727\u20131740 (2014)","journal-title":"IEEE Trans. Circuits Syst. I: Regul. Pap."},{"key":"49_CR6","doi-asserted-by":"crossref","unstructured":"Coutinho, V.D.A., Cintra, R.J., Bayer, F.M., Kulasekera, S., Madanayake, A.: Low-complexity pruned 8-point DCT approximations for image encoding. In: International Conference on Electronics, Communications and Computers (CONIELECOMP), pp. 1\u20137 (2015)","DOI":"10.1109\/CONIELECOMP.2015.7086923"},{"issue":"1","key":"49_CR7","doi-asserted-by":"publisher","first-page":"25","DOI":"10.1109\/MCAS.2014.2385553","volume":"15","author":"A Madanayake","year":"2015","unstructured":"Madanayake, A., Cintra, R.J., Dimitrov, V., Bayer, F., Wahid, K.A., Kulasekera, S., Edirisuriya, A., Potluri, U., Madishetty, S., Rajapaksha, N.: Low-power VLSI architectures for DCT\/DWT: precision vs approximation for HD video, biomedical, and smart antenna applications. IEEE Circuits Syst. Mag. 15(1), 25\u201347 (2015)","journal-title":"IEEE Circuits Syst. Mag."},{"key":"49_CR8","doi-asserted-by":"publisher","first-page":"1027","DOI":"10.1109\/ACCESS.2016.2636128","volume":"5","author":"R Marimuthu","year":"2017","unstructured":"Marimuthu, R., Rezinold, Y.E., Mallick, P.S.: Design and analysis of multiplier using approximate 15-4 compressor. IEEE Access 5, 1027\u20131036 (2017)","journal-title":"IEEE Access"},{"issue":"2","key":"49_CR9","doi-asserted-by":"publisher","first-page":"108","DOI":"10.25103\/jestr.102.13","volume":"10","author":"R Marimuthu","year":"2017","unstructured":"Marimuthu, R., Mallick, P.S.: Design of efficient signed multiplier using compressors for FFT architecture. J. Eng. Sci. Technol. Rev. 10(2) (2017)","journal-title":"Journal of Engineering Science and Technology Review"},{"key":"49_CR10","doi-asserted-by":"crossref","unstructured":"Tonfat, J., Reis, R.: Low power 3-2 and 4-2 adder compressors implemented using ASTRAN. In: Symposium on Third Latin American in Circuits and Systems (LASCAS), pp. 1\u20134 (2012)","DOI":"10.1109\/LASCAS.2012.6180303"},{"issue":"8","key":"49_CR11","doi-asserted-by":"publisher","first-page":"893","DOI":"10.3844\/ajassp.2013.893.900","volume":"10","author":"R Marimuthu","year":"2013","unstructured":"Marimuthu, R., Bansal, D., Balamurugan, S., Mallick, P.S.: Design of 8-4 and 9-4 compressors for high speed multiplication. Am. J. Appl. Sci. 10(8), 893\u2013900 (2013)","journal-title":"Am. J. Appl. Sci."},{"key":"49_CR12","doi-asserted-by":"crossref","unstructured":"Agrawal, S., Harish, G., Balamurugan, S., Marimuthu, R.: Design of high speed 5:2 and 7:2 compressor using nanomagnetic logic. In: VDAT 2018 (in press)","DOI":"10.1007\/978-981-13-5950-7_5"}],"container-title":["Advances in Intelligent Systems and Computing","Soft Computing for Problem Solving"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-15-0184-5_49","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,11,27]],"date-time":"2019-11-27T12:28:41Z","timestamp":1574857721000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-15-0184-5_49"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,11,28]]},"ISBN":["9789811501838","9789811501845"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/978-981-15-0184-5_49","relation":{},"ISSN":["2194-5357","2194-5365"],"issn-type":[{"type":"print","value":"2194-5357"},{"type":"electronic","value":"2194-5365"}],"subject":[],"published":{"date-parts":[[2019,11,28]]},"assertion":[{"value":"28 November 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}