{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T10:02:49Z","timestamp":1742983369900,"version":"3.40.3"},"publisher-location":"Singapore","reference-count":14,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789811555763"},{"type":"electronic","value":"9789811555770"}],"license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020]]},"DOI":"10.1007\/978-981-15-5577-0_6","type":"book-chapter","created":{"date-parts":[[2020,5,25]],"date-time":"2020-05-25T13:02:46Z","timestamp":1590411766000},"page":"72-86","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Design and Implementation of Key Extension and Interface Module Based on Quantum Circuit"],"prefix":"10.1007","author":[{"given":"Chengcheng","family":"Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jiahao","family":"Sun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhijin","family":"Guan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jiaqing","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuehua","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2020,5,26]]},"reference":[{"key":"6_CR1","doi-asserted-by":"publisher","first-page":"1149","DOI":"10.1109\/ACCESS.2014.2362522","volume":"2","author":"L Xu","year":"2014","unstructured":"Xu, L., Jiang, C., Wang, J.: Information security in big data: privacy and data mining. IEEE Access 2, 1149\u20131176 (2014)","journal-title":"IEEE Access"},{"key":"6_CR2","first-page":"103","volume":"22","author":"M Natalia","year":"2018","unstructured":"Natalia, M., Alexander, T.: Internet of Things: information security challenges and solutions. Cluster Comput. 22, 103\u2013106 (2018)","journal-title":"Cluster Comput."},{"key":"6_CR3","unstructured":"Chen, J., Guan, Z., Chen, X.: Design and hardware implementation of quantum reversible logic encryption algorithms. J. PLA Univ. Sci. Technol. (Nat. Sci. Ed.) 0(0), 1\u20133 (2018)"},{"key":"6_CR4","first-page":"92","volume":"5","author":"Y Liu","year":"2008","unstructured":"Liu, Y., Zhu, F.: Quantum circuit implementation of S-Box transform in AES. Inf. Secur. Commun. Secrecy 5, 92\u201394 (2008)","journal-title":"Inf. Secur. Commun. Secrecy"},{"issue":"8","key":"6_CR5","doi-asserted-by":"publisher","first-page":"2749","DOI":"10.1007\/s11128-015-1034-9","volume":"14","author":"M Liang","year":"2015","unstructured":"Liang, M.: Quantum fully homomorphic encryption scheme based on universal quantum circuit. Quantum Inf. Process. 14(8), 2749\u20132754 (2015)","journal-title":"Quantum Inf. Process."},{"key":"6_CR6","doi-asserted-by":"crossref","unstructured":"Datta, K., Sengupta, I.: Applications of reversible Logic in cryptography and coding theory. In: International Conference on Vlsi Design and International Conference on Embedded Systems, pp. lxvi\u2013lxvii. IEEE Computer Society. Washington DC (2013)","DOI":"10.1109\/VLSID.2013.146"},{"issue":"13","key":"6_CR7","first-page":"1095","volume":"18","author":"Z Zhang","year":"2018","unstructured":"Zhang, Z., Guan, Z., Zhan, H.: A method of synthesis and optimization for linear nearest neighbor quantum circuits by parallel processing. Quantum Inf. Comput. 18(13), 1095\u20131114 (2018)","journal-title":"Quantum Inf. Comput."},{"issue":"4","key":"6_CR8","doi-asserted-by":"publisher","first-page":"1023","DOI":"10.1007\/s10773-016-3245-y","volume":"56","author":"Z Li","year":"2017","unstructured":"Li, Z., Chen, S., Song, X.: Quantum Circuit synthesis using a new quantum logic gate library of NCV quantum gates. Int. J. Theor. Phys. 56(4), 1023\u20131038 (2017)","journal-title":"Int. J. Theor. Phys."},{"key":"6_CR9","doi-asserted-by":"crossref","unstructured":"Du, Z., Xu, Q., Zhang, J.: The design of a key extension algorithm based on dynamic dislocation counts. In: 11th International Conference on Computational Intelligence and Security (CIS), pp. 345\u2013349. IEEE, Shenzhen (2015)","DOI":"10.1109\/CIS.2015.90"},{"key":"6_CR10","unstructured":"Guan, Z., Chen, J., Chen, X.: Implementation method of quantum byte replacement hardware module for AES hardware encryption system: CN108322305A[P], 24 July 2018"},{"issue":"1\u20132","key":"6_CR11","first-page":"103","volume":"7","author":"A Nayak","year":"2012","unstructured":"Nayak, A., Sen, P.: Invertible Quantum Operations and Perfect Encryption of Quantum States. Quantum Inf. Comput. 7(1\u20132), 103\u2013110 (2012)","journal-title":"Quantum Inf. Comput."},{"issue":"11","key":"6_CR12","doi-asserted-by":"publisher","first-page":"3318","DOI":"10.1109\/TC.2016.2529618","volume":"65","author":"L Bossuet","year":"2016","unstructured":"Bossuet, L., Datta, N., Mancillas-Lopez, C.: ELmD: a pipelineable authenticated encryption and its hardware implementation. IEEE Trans. Comput. 65(11), 3318\u20133329 (2016)","journal-title":"IEEE Trans. Comput."},{"issue":"3","key":"6_CR13","first-page":"15","volume":"44","author":"P Wei","year":"2018","unstructured":"Wei, P., Zhang, C., Huang, X.: Design of a high-performance and dynamic reconfigurable SPI IP core with master and slave mode. Appl. Electron. Tech. 44(3), 15\u201318 (2018)","journal-title":"Appl. Electron. Tech."},{"key":"6_CR14","first-page":"342","volume":"186","author":"Z Xie","year":"2011","unstructured":"Xie, Z.: A design of PCI target interface based on FPGA. Adv. Mat. Res. 186, 342\u2013347 (2011)","journal-title":"Adv. Mat. Res."}],"container-title":["Communications in Computer and Information Science","Artificial Intelligence Algorithms and Applications"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-15-5577-0_6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,5,25]],"date-time":"2020-05-25T13:04:13Z","timestamp":1590411853000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-15-5577-0_6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"ISBN":["9789811555763","9789811555770"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/978-981-15-5577-0_6","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2020]]},"assertion":[{"value":"26 May 2020","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ISICA","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on Intelligence Computation and Applications","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Guangzhou","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"China","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2019","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"16 November 2019","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"17 November 2019","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"11","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"isica2019","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/gdstinfo.cn\/isica2019\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Double-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"EasyChair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"112","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"45","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"20","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"40% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"2","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"4","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}