{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T19:29:00Z","timestamp":1743103740616,"version":"3.40.3"},"publisher-location":"Singapore","reference-count":43,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789811579806"},{"type":"electronic","value":"9789811579813"}],"license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020]]},"DOI":"10.1007\/978-981-15-7981-3_46","type":"book-chapter","created":{"date-parts":[[2020,8,20]],"date-time":"2020-08-20T16:06:38Z","timestamp":1597939598000},"page":"623-641","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Superpage-Friendly Page Table Design for Hybrid Memory Systems"],"prefix":"10.1007","author":[{"given":"Xiaoyuan","family":"Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Haikun","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaofei","family":"Liao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hai","family":"Jin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2020,8,20]]},"reference":[{"key":"46_CR1","doi-asserted-by":"crossref","unstructured":"Dhiman, G., Ayoub, R., Rosing, T.: PDRAM: a hybrid pram and dram main memory system. In: Proceedings of the 46th Annual Design Automation Conference, pp. 664\u2013469. ACM, New York (2009)","DOI":"10.1145\/1629911.1630086"},{"key":"46_CR2","doi-asserted-by":"crossref","unstructured":"Qureshi, M.K., Srinivasan, V., Rivers, J.A.: Scalable high performance main memory system using phase-change memory technology. In: Proceedings of the 36th Annual International Symposium on Computer Architecture, pp. 24\u201333. ACM, New York (2009)","DOI":"10.1145\/1555754.1555760"},{"key":"46_CR3","doi-asserted-by":"crossref","unstructured":"Ramos, L.E., Gorbatov, E., Bianchini, R.: Page placement in hybrid memory systems. In: Proceedings of the International Conference on Supercomputing, pp. 85\u201395. ACM, New York (2011)","DOI":"10.1145\/1995896.1995911"},{"key":"46_CR4","doi-asserted-by":"crossref","unstructured":"Liu, H., et al.: Hardware\/software cooperative caching for hybrid DRAM\/NVM memory architectures. In: Proceedings of the International Conference on Supercomputing, pp. 26:1\u201326:10. ACM, New York (2017)","DOI":"10.1145\/3079079.3079089"},{"key":"46_CR5","doi-asserted-by":"crossref","unstructured":"Wang, X., et al.: Supporting superpages and lightweight page migration in hybrid memory systems. ACM Trans. Archit. Code Optim. 16(2), 11:1\u201311:26 (2019)","DOI":"10.1145\/3310133"},{"key":"46_CR6","doi-asserted-by":"crossref","unstructured":"Bhattacharjee, A.: Large-reach memory management unit caches. In: Proceedings of the 46th Annual IEEE\/ACM International Symposium on Microarchitecture, pp. 383\u2013394. ACM, New York (2013)","DOI":"10.1145\/2540708.2540741"},{"key":"46_CR7","doi-asserted-by":"crossref","unstructured":"Romer, T.H., Ohlrich, W.H., Karlin, A.R., Bershad, B.N.: Reducing TLB and memory overhead using online superpage promotion. In: Proceedings of the 22nd Annual International Symposium on Computer Architecture, pp. 176\u2013187. ACM, New York (1995)","DOI":"10.1145\/225830.224419"},{"key":"46_CR8","doi-asserted-by":"crossref","unstructured":"Talluri, M., Hill, M.D.: Surpassing the TLB performance of superpages with less operating system support. In: Proceedings of the Sixth International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 171\u2013182. ACM, New York (1994)","DOI":"10.1145\/381792.195531"},{"key":"46_CR9","doi-asserted-by":"crossref","unstructured":"Swanson, M., Stoller, L., Carter, J.: Increasing TLB reach using superpages backed by shadow memory. In: Proceedings of the 25th Annual International Symposium on Computer Architecture, pp. 204\u2013213. IEEE Computer Society, Washington, DC (1998)","DOI":"10.1145\/279361.279388"},{"key":"46_CR10","doi-asserted-by":"crossref","unstructured":"Pham, B., Vaidyanathan, V., Jaleel, A., Bhattacharjee, A.: Colt: coalesced large-reach TLBs. In: Proceedings of the 2012 45th Annual IEEE\/ACM International Symposium on Microarchitecture, pp. 258\u2013269. IEEE Computer Society, Washington, DC (2012)","DOI":"10.1109\/MICRO.2012.32"},{"key":"46_CR11","doi-asserted-by":"crossref","unstructured":"Pham, B., Bhattacharjee, A., Eckert, Y., Loh, G.H.: Increasing TLB reach by exploiting clustering in page translations. In: Proceedings of the 2014 IEEE 20th International Symposium on High Performance Computer Architecture, pp. 558\u2013567. IEEE Computer Society, Washington, DC (2014)","DOI":"10.1109\/HPCA.2014.6835964"},{"key":"46_CR12","doi-asserted-by":"crossref","unstructured":"Pham, B., Vesel\u00fd, J., Loh, G.H., Bhattacharjee, A.: Large pages and lightweight memory management in virtualized environments: can you have it both ways? In: Proceedings of the 48th International Symposium on Microarchitecture, pp. 1\u201312. ACM, New York (2015)","DOI":"10.1145\/2830772.2830773"},{"issue":"3","key":"46_CR13","doi-asserted-by":"publisher","first-page":"118","DOI":"10.1109\/MM.2016.10","volume":"36","author":"J Gandhi","year":"2016","unstructured":"Gandhi, J., et al.: Range translations for fast virtual memory. IEEE Micro 36(3), 118\u2013126 (2016)","journal-title":"IEEE Micro"},{"key":"46_CR14","doi-asserted-by":"crossref","unstructured":"Yan, Z., Lustig, D., Nellans, D., Bhattacharjee, A.: Translation ranger: operating system support for contiguity-aware TLBs. In: Proceedings of the 46th International Symposium on Computer Architecture, pp. 698\u2013710. ACM, New York (2019)","DOI":"10.1145\/3307650.3322223"},{"key":"46_CR15","doi-asserted-by":"crossref","unstructured":"Karakostas, V., et al.: Redundant memory mappings for fast access to large memories. In: Proceedings of the 42nd Annual International Symposium on Computer Architecture, pp. 66\u201378. ACM, New York (2015)","DOI":"10.1145\/2749469.2749471"},{"key":"46_CR16","doi-asserted-by":"crossref","unstructured":"Bhargava, R., Serebrin, B., Spadini, F., Manne, S.: Accelerating two-dimensional page walks for virtualized systems. In: Proceedings of the 13th International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 26\u201335. ACM, New York (2008)","DOI":"10.1145\/1346281.1346286"},{"key":"46_CR17","doi-asserted-by":"crossref","unstructured":"Gandhi, J., Basu, A., Hill, M.D., Swift, M.M.: Efficient memory virtualization: reducing dimensionality of nested page walks. In: Proceedings of the 47th Annual IEEE\/ACM International Symposium on Microarchitecture, pp. 178\u2013189. IEEE Computer Society, Washington, DC (2014)","DOI":"10.1109\/MICRO.2014.37"},{"key":"46_CR18","doi-asserted-by":"crossref","unstructured":"Yan, Z., Vesel\u00fd, J., Cox, G., Bhattacharjee, A.: Hardware translation coherence for virtualized systems. In: Proceedings of the 2017 ACM\/IEEE 44th Annual International Symposium on Computer Architecture, pp. 430\u2013443. ACM, New York (2017)","DOI":"10.1145\/3079856.3080211"},{"key":"46_CR19","doi-asserted-by":"crossref","unstructured":"Kandiraju, G.B., Sivasubramaniam, A.: Going the distance for TLB prefetching: an application-driven study. In: Proceedings of the 29th Annual International Symposium on Computer Architecture, pp. 195\u2013206. IEEE, Anchorage (2002)","DOI":"10.1145\/545214.545237"},{"key":"46_CR20","doi-asserted-by":"crossref","unstructured":"Saulsbury, A., Dahlgren, F., Stenstr\u00f6m, P.: Recency-based TLB preloading, In: Proceedings of the 27th Annual International Symposium on Computer Architecture, pp. 117\u2013127. ACM, New York (2000)","DOI":"10.1145\/342001.339666"},{"key":"46_CR21","doi-asserted-by":"crossref","unstructured":"Yaniv, I., Tsafrir, D.: Hash, don\u2019t cache (the page table). In: Proceedings of the 2016 ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Science, pp. 337\u2013350. ACM, New York (2016)","DOI":"10.1145\/2896377.2901456"},{"key":"46_CR22","volume-title":"Operating Systems: Internals and Design Principles","author":"W Stallings","year":"2011","unstructured":"Stallings, W.: Operating Systems: Internals and Design Principles, 7th edn. Pearson\/Prentice Hall, Upper Saddle River (2011)","edition":"7"},{"key":"46_CR23","doi-asserted-by":"crossref","unstructured":"Raoux, S., et al.: Phase-change random access memory: a scalable technology. IBM J. Res. Dev. 52(4.5), 465\u2013479 (2008)","DOI":"10.1147\/rd.524.0465"},{"key":"46_CR24","doi-asserted-by":"crossref","unstructured":"Park, H., Yoo, S., Lee, S.: Power management of hybrid DRAM\/PRAM-based main memory. In: Proceedings of the 48th Design Automation Conference, pp. 59\u201364. ACM, New York (2011)","DOI":"10.1145\/2024724.2024738"},{"key":"46_CR25","doi-asserted-by":"crossref","unstructured":"Wei, W., Jiang, D., McKee, S.A., Xiong, J., Chen, M.: Exploiting program semantics to place data in hybrid memory. In: Proceedings of the 2015 International Conference on Parallel Architecture and Compilation, pp. 163\u2013173. IEEE Computer Society, Washington, DC (2015)","DOI":"10.1109\/PACT.2015.10"},{"key":"46_CR26","unstructured":"SPEC CPU2006. https:\/\/www.spec.org\/cpu2006. Last Accessed 21 Nov 2019"},{"key":"46_CR27","unstructured":"Parsec. http:\/\/parsec.cs.princeton.edu\/index.htm. Last Accessed 21 Nov 2019"},{"issue":"3","key":"46_CR28","doi-asserted-by":"publisher","first-page":"63","DOI":"10.1177\/109434209100500306","volume":"5","author":"D Bailey","year":"1991","unstructured":"Bailey, D., et al.: The NAS parallel benchmarks. Int. J. Supercomput. Appl. 5(3), 63\u201373 (1991)","journal-title":"Int. J. Supercomput. Appl."},{"key":"46_CR29","unstructured":"Graph500. http:\/\/graph500.org\/. Last Accessed 21 Nov 2019"},{"key":"46_CR30","doi-asserted-by":"crossref","unstructured":"Jiang, X., et al.: CHOP: adaptive filter-based DRAM caching for CMP server platforms. In: Proceedings of the Sixteenth International Symposium on High-Performance Computer Architecture, pp. 1\u201312. IEEE Computer Society, Washington, DC (2010)","DOI":"10.1109\/HPCA.2010.5416642"},{"key":"46_CR31","doi-asserted-by":"crossref","unstructured":"Sanchez, D., Kozyrakis, C.: ZSim: fast and accurate microarchitectural simulation of thousand-core systems. In: Proceedings of the 40th Annual International Symposium on Computer Architecture, pp. 475\u2013486. ACM, New York (2013)","DOI":"10.1145\/2485922.2485963"},{"key":"46_CR32","doi-asserted-by":"crossref","unstructured":"Luk, C.K., et al.: Pin: Building customized program analysis tools with dynamic instrumentation. In: Proceedings of the 2005 ACM SIGPLAN Conference on Programming Language Design and Implementation, pp. 190\u2013200. ACM, New York (2005)","DOI":"10.1145\/1065010.1065034"},{"key":"46_CR33","doi-asserted-by":"crossref","unstructured":"Poremba, M., Zhang, T., Xie, Y.: NVMain 2.0: a user-friendly memory simulator to model (non-)volatile memory systems. IEEE Comput. Archit. Lett. 14(2), 140\u2013143 (2015)","DOI":"10.1109\/LCA.2015.2402435"},{"key":"46_CR34","doi-asserted-by":"crossref","unstructured":"Lee, B.C., Ipek, E., Mutlu, O., Burger, D.: Architecting phase change memory as a scalable DRAM alternative. In: Proceedings of the 36th Annual International Symposium on Computer Architecture, pp. 2\u201313. ACM, New York (2009)","DOI":"10.1145\/1555754.1555758"},{"key":"46_CR35","unstructured":"Wyhash. https:\/\/github.com\/rurban\/smhasher. Last Accessed 21 Nov 2019"},{"key":"46_CR36","doi-asserted-by":"crossref","unstructured":"Gorman, M., Healy, P.: Supporting superpage allocation without additional hardware support. In: Proceedings of the 7th International Symposium on Memory Management, pp. 41\u201350. ACM, New York (2008)","DOI":"10.1145\/1375634.1375641"},{"key":"46_CR37","unstructured":"Huge Pages Part 2 (Interfaces). https:\/\/lwn.net\/Articles\/375096\/. Last Accessed 21 Nov 2019"},{"key":"46_CR38","doi-asserted-by":"crossref","unstructured":"Barr, T.W., Cox, A.L., Rixner, S.: SpecTLB: a mechanism for speculative address translation. In: Proceedings of the 38th Annual International Symposium on Computer Architecture, pp. 307\u2013318. ACM, New York (2011)","DOI":"10.1145\/2000064.2000101"},{"key":"46_CR39","doi-asserted-by":"crossref","unstructured":"Papadopoulou, M.M., Tong, X., Seznec, A., Moshovos, A.: Prediction-based superpage-friendly TLB designs. In: Proceedings of the 2015 IEEE 21st International Symposium on High Performance Computer Architecture, pp. 210\u2013222. IEEE Computer Society, Washington, DC (2015)","DOI":"10.1109\/HPCA.2015.7056034"},{"key":"46_CR40","doi-asserted-by":"crossref","unstructured":"Du, Y., Zhou, M., Childers, B.R., Moss\u00e9, D., Melhem, R.: Supporting superpages in non-contiguous physical memory. In: Proceedings of the 2015 IEEE 21st International Symposium on High Performance Computer Architecture, pp. 223\u2013234. IEEE Computer Society, Washington, DC (2015)","DOI":"10.1109\/HPCA.2015.7056035"},{"key":"46_CR41","unstructured":"Corbet, J., Rubini, A., Kroah-Hartman, G.: Linux Device Drivers: Where the Kernel Meets the Hardware. 3rd edn. O\u2019Reilly Media, Sebastopol (2005)"},{"key":"46_CR42","doi-asserted-by":"publisher","first-page":"66304","DOI":"10.1109\/ACCESS.2020.2983065","volume":"8","author":"X Wang","year":"2020","unstructured":"Wang, X., Liu, H., Liao, X., Jin, H., Zhang, Y.: TLB coalescing for multi-grained page migration in hybrid memory systems. IEEE Access 8, 66304\u201366314 (2020)","journal-title":"IEEE Access"},{"key":"46_CR43","doi-asserted-by":"crossref","unstructured":"Basu, A., Gandhi, J., Chang, J., Hill, M.D., Swift, M.M.: Efficient virtual memory for big memory servers. In: Proceedings of the 40th Annual International Symposium on Computer Architecture, pp. 237\u2013248. ACM, New York (2013)","DOI":"10.1145\/2485922.2485943"}],"container-title":["Communications in Computer and Information Science","Data Science"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-15-7981-3_46","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,12]],"date-time":"2024-03-12T13:38:37Z","timestamp":1710250717000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-981-15-7981-3_46"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"ISBN":["9789811579806","9789811579813"],"references-count":43,"URL":"https:\/\/doi.org\/10.1007\/978-981-15-7981-3_46","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2020]]},"assertion":[{"value":"20 August 2020","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ICPCSEE","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference of Pioneering Computer Scientists, Engineers and Educators","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Taiyuan","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"China","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2020","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"18 September 2020","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"21 September 2020","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"6","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"icpcsee2020","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/2020.icpcsee.org","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Double-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"easychair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"392","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"74","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"24","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"19% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"5","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"No","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}