{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,7]],"date-time":"2026-03-07T18:02:59Z","timestamp":1772906579839,"version":"3.50.1"},"publisher-location":"Singapore","reference-count":32,"publisher":"Springer Singapore","isbn-type":[{"value":"9789811581342","type":"print"},{"value":"9789811581359","type":"electronic"}],"license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020]]},"DOI":"10.1007\/978-981-15-8135-9_6","type":"book-chapter","created":{"date-parts":[[2020,9,4]],"date-time":"2020-09-04T15:04:51Z","timestamp":1599231891000},"page":"73-86","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":12,"title":["GNN-PIM: A Processing-in-Memory Architecture for Graph Neural Networks"],"prefix":"10.1007","author":[{"given":"Zhao","family":"Wang","sequence":"first","affiliation":[]},{"given":"Yijin","family":"Guan","sequence":"additional","affiliation":[]},{"given":"Guangyu","family":"Sun","sequence":"additional","affiliation":[]},{"given":"Dimin","family":"Niu","sequence":"additional","affiliation":[]},{"given":"Yuhao","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Hongzhong","family":"Zheng","sequence":"additional","affiliation":[]},{"given":"Yinhe","family":"Han","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2020,9,5]]},"reference":[{"key":"6_CR1","doi-asserted-by":"crossref","unstructured":"Aga, S., Jeloka, S., Subramaniyan, A., Narayanasamy, S., Blaauw, D., Das, R.: Compute caches. In: 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA), pp. 481\u2013492. IEEE (2017)","DOI":"10.1109\/HPCA.2017.21"},{"key":"6_CR2","doi-asserted-by":"publisher","unstructured":"Ahn, J., Hong, S., Yoo, S., Mutlu, O., Choi, K.: A scalable processing-in-memory accelerator for parallel graph processing. In: Proceedings of the 42nd Annual International Symposium on Computer Architecture, Portland, OR, USA, 13\u201317 June 2015, pp. 105\u2013117 (2015). https:\/\/doi.org\/10.1145\/2749469.2750386","DOI":"10.1145\/2749469.2750386"},{"key":"6_CR3","doi-asserted-by":"crossref","unstructured":"Angizi, S., He, Z., Fan, D.: PIMA-logic: a novel processing-in-memory architecture for highly flexible and energy-efficient logic computation. In: Proceedings of the 55th Annual Design Automation Conference, pp. 1\u20136 (2018)","DOI":"10.1145\/3195970.3196092"},{"key":"6_CR4","doi-asserted-by":"crossref","unstructured":"Angizi, S., He, Z., Rakin, A.S., Fan, D.: CMP-PIM: an energy-efficient comparator-based processing-in-memory neural network accelerator. In: Proceedings of the 55th Annual Design Automation Conference, pp. 1\u20136 (2018)","DOI":"10.1145\/3195970.3196009"},{"key":"6_CR5","doi-asserted-by":"crossref","unstructured":"Angizi, S., Sun, J., Zhang, W., Fan, D.: Aligns: a processing-in-memory accelerator for DNA short read alignment leveraging SOT-MRAM. In: 2019 56th ACM\/IEEE Design Automation Conference (DAC), pp. 1\u20136. IEEE (2019)","DOI":"10.1145\/3316781.3317764"},{"key":"6_CR6","doi-asserted-by":"crossref","unstructured":"Asghari-Moghaddam, H., Son, Y.H., Ahn, J.H., Kim, N.S.: Chameleon: versatile and practical near-DRAM acceleration architecture for large memory systems. In: 2016 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), pp. 1\u201313. IEEE (2016)","DOI":"10.1109\/MICRO.2016.7783753"},{"key":"6_CR7","doi-asserted-by":"crossref","unstructured":"Boroumand, A., et al.: CoNDA: efficient cache coherence support for near-data accelerators. In: Proceedings of the 46th International Symposium on Computer Architecture, pp. 629\u2013642 (2019)","DOI":"10.1145\/3307650.3322266"},{"key":"6_CR8","doi-asserted-by":"publisher","unstructured":"Chi, P., et al.: PRIME: a novel processing-in-memory architecture for neural network computation in ReRam-based main memory. In: 43rd ACM\/IEEE Annual International Symposium on Computer Architecture, ISCA 2016, Seoul, South Korea, 18\u201322 June 2016, pp. 27\u201339 (2016). https:\/\/doi.org\/10.1109\/ISCA.2016.13","DOI":"10.1109\/ISCA.2016.13"},{"issue":"4","key":"6_CR9","doi-asserted-by":"publisher","first-page":"640","DOI":"10.1109\/TCAD.2018.2821565","volume":"38","author":"G Dai","year":"2019","unstructured":"Dai, G., et al.: GraphH: a processing-in-memory architecture for large-scale graph processing. IEEE Trans. CAD Integr. Circ. Syst. 38(4), 640\u2013653 (2019). https:\/\/doi.org\/10.1109\/TCAD.2018.2821565","journal-title":"IEEE Trans. CAD Integr. Circ. Syst."},{"key":"6_CR10","doi-asserted-by":"crossref","unstructured":"Farmahini-Farahani, A., Ahn, J.H., Morrow, K., Kim, N.S.: NDA: near-DRAM acceleration architecture leveraging commodity DRAM devices and standard memory modules. In: 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA), pp. 283\u2013295. IEEE (2015)","DOI":"10.1109\/HPCA.2015.7056040"},{"key":"6_CR11","unstructured":"Hamilton, W.L., Ying, Z., Leskovec, J.: Inductive representation learning on large graphs. In: Advances in Neural Information Processing Systems 30: Annual Conference on Neural Information Processing Systems, Long Beach, CA, USA, 4\u20139 December 2017, pp. 1024\u20131034 (2017). http:\/\/papers.nips.cc\/paper\/6703-inductive-representation-learning-on-large-graphs"},{"key":"6_CR12","doi-asserted-by":"publisher","unstructured":"Ji, Y., et al.: FPSA: a full system stack solution for reconfigurable ReRam-based NN accelerator architecture. In: Proceedings of the Twenty-Fourth International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS 2019, Providence, RI, USA, 13\u201317 April 2019, pp. 733\u2013747 (2019). https:\/\/doi.org\/10.1145\/3297858.3304048","DOI":"10.1145\/3297858.3304048"},{"key":"6_CR13","doi-asserted-by":"publisher","unstructured":"Jiang, N., et al.: A detailed and flexible cycle-accurate network-on-chip simulator. In: 2012 IEEE International Symposium on Performance Analysis of Systems & Software, Austin, TX, USA, 21\u201323 April 2013, pp. 86\u201396 (2013). https:\/\/doi.org\/10.1109\/ISPASS.2013.6557149","DOI":"10.1109\/ISPASS.2013.6557149"},{"issue":"1","key":"6_CR14","doi-asserted-by":"publisher","first-page":"191","DOI":"10.1109\/TVLSI.2010.2091686","volume":"20","author":"AB Kahng","year":"2012","unstructured":"Kahng, A.B., Li, B., Peh, L., Samadi, K.: ORION 2.0: a power-area simulator for interconnection networks. IEEE Trans. Very Large Scale Integr. Syst. 20(1), 191\u2013196 (2012). https:\/\/doi.org\/10.1109\/TVLSI.2010.2091686","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"issue":"5","key":"6_CR15","doi-asserted-by":"publisher","first-page":"36","DOI":"10.1109\/MM.2002.1044298","volume":"22","author":"F Karim","year":"2002","unstructured":"Karim, F., Nguyen, A., Dey, S.: An interconnect architecture for networking systems on chips. IEEE Micro 22(5), 36\u201345 (2002)","journal-title":"IEEE Micro"},{"key":"6_CR16","doi-asserted-by":"publisher","unstructured":"Kwon, H., Samajdar, A., Krishna, T.: Rethinking NoCs for spatial neural network accelerators. In: Proceedings of the Eleventh IEEE\/ACM International Symposium on Networks-on-Chip, NOCS 2017, Seoul, Republic of Korea, 19\u201320 October 2017, pp. 19:1\u201319:8 (2017). https:\/\/doi.org\/10.1145\/3130218.3130230","DOI":"10.1145\/3130218.3130230"},{"key":"6_CR17","doi-asserted-by":"crossref","unstructured":"Li, S., Niu, D., Malladi, K.T., Zheng, H., Brennan, B., Xie, Y.: DRISA: a DRAM-based reconfigurable in-situ accelerator. In: 2017 50th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), pp. 288\u2013301. IEEE (2017)","DOI":"10.1145\/3123939.3123977"},{"key":"6_CR18","doi-asserted-by":"crossref","unstructured":"Li, S., Xu, C., Zou, Q., Zhao, J., Lu, Y., Xie, Y.: Pinatubo: a processing-in-memory architecture for bulk bitwise operations in emerging non-volatile memories. In: Proceedings of the 53rd Annual Design Automation Conference, pp. 1\u20136 (2016)","DOI":"10.1145\/2897937.2898064"},{"key":"6_CR19","unstructured":"Li, Y., Tarlow, D., Brockschmidt, M., Zemel, R.S.: Gated graph sequence neural networks. In: 4th International Conference on Learning Representations, ICLR 2016, San Juan, Puerto Rico, 2\u20134 May 2016, Conference Track Proceedings (2016). http:\/\/arxiv.org\/abs\/1511.05493"},{"key":"6_CR20","unstructured":"Ma, L., et al.: Neugraph: parallel deep neural network computation on large graphs. In: 2019 USENIX Annual Technical Conference, USENIX ATC 2019, Renton, WA, USA, 10\u201312 July 2019, pp. 443\u2013458 (2019). https:\/\/www.usenix.org\/conference\/atc19\/presentation\/ma"},{"key":"6_CR21","doi-asserted-by":"publisher","unstructured":"Malewicz, G., et al.: Pregel: a system for large-scale graph processing. In: Proceedings of the ACM SIGMOD International Conference on Management of Data, SIGMOD 2010, Indianapolis, Indiana, USA, 6\u201310 June 2010, pp. 135\u2013146 (2010). https:\/\/doi.org\/10.1145\/1807167.1807184","DOI":"10.1145\/1807167.1807184"},{"key":"6_CR22","unstructured":"Sen, P., Namata, G., Bilgic, M., Getoor, L., Gallagher, B., Eliassi-Rad, T.: Collective classification in network data. AI Mag. 29(3), 93\u2013106 (2008). http:\/\/www.aaai.org\/ojs\/index.php\/aimagazine\/article\/view\/2157"},{"key":"6_CR23","doi-asserted-by":"crossref","unstructured":"Seshadri, V., et al.: Ambit: in-memory accelerator for bulk bitwise operations using commodity DRAM technology. In: 2017 50th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), pp. 273\u2013287. IEEE (2017)","DOI":"10.1145\/3123939.3124544"},{"key":"6_CR24","doi-asserted-by":"publisher","unstructured":"Shafiee, A., et al.: ISAAC: a convolutional neural network accelerator with in-situ analog arithmetic in crossbars. In: 43rd ACM\/IEEE Annual International Symposium on Computer Architecture, ISCA 2016, Seoul, South Korea, 18\u201322 June 2016, pp. 14\u201326 (2016). https:\/\/doi.org\/10.1109\/ISCA.2016.12","DOI":"10.1109\/ISCA.2016.12"},{"key":"6_CR25","doi-asserted-by":"crossref","unstructured":"Singh, G., et al.: NAPEL: near-memory computing application performance prediction via ensemble learning. In: 2019 56th ACM\/IEEE Design Automation Conference (DAC), pp. 1\u20136. IEEE (2019)","DOI":"10.1145\/3316781.3317867"},{"key":"6_CR26","doi-asserted-by":"publisher","unstructured":"Song, L., Qian, X., Li, H., Chen, Y.: Pipelayer: a pipelined ReRam-based accelerator for deep learning. In: 2017 IEEE International Symposium on High Performance Computer Architecture, HPCA 2017, Austin, TX, USA, 4\u20138 February 2017, pp. 541\u2013552 (2017). https:\/\/doi.org\/10.1109\/HPCA.2017.55","DOI":"10.1109\/HPCA.2017.55"},{"key":"6_CR27","doi-asserted-by":"publisher","unstructured":"Song, L., Zhuo, Y., Qian, X., Li, H.H., Chen, Y.: GraphR: accelerating graph processing using ReRam. In: IEEE International Symposium on High Performance Computer Architecture, HPCA 2018, Vienna, Austria, 24\u201328 February 2018, pp. 531\u2013543 (2018). https:\/\/doi.org\/10.1109\/HPCA.2018.00052","DOI":"10.1109\/HPCA.2018.00052"},{"key":"6_CR28","doi-asserted-by":"publisher","unstructured":"Tang, L., Liu, H.: Relational learning via latent social dimensions. In: Proceedings of the 15th ACM SIGKDD International Conference on Knowledge Discovery and Data Mining, Paris, France, 28 June\u20131 July 2009, pp. 817\u2013826 (2009). https:\/\/doi.org\/10.1145\/1557019.1557109","DOI":"10.1145\/1557019.1557109"},{"key":"6_CR29","doi-asserted-by":"crossref","unstructured":"Xie, L., Du Nguyen, H.A., Taouil, M., Hamdioui, S., Bertels, K.: Fast boolean logic mapped on memristor crossbar. In: 2015 33rd IEEE International Conference on Computer Design (ICCD), pp. 335\u2013342. IEEE (2015)","DOI":"10.1109\/ICCD.2015.7357122"},{"key":"6_CR30","unstructured":"Yan, M., et al.: HyGCN: a GCN accelerator with hybrid architecture. CoRR abs\/2001.02514 (2020). http:\/\/arxiv.org\/abs\/2001.02514"},{"key":"6_CR31","doi-asserted-by":"crossref","unstructured":"Yu, J., Du Nguyen, H.A., Xie, L., Taouil, M., Hamdioui, S.: Memristive devices for computation-in-memory. In: 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 1646\u20131651. IEEE (2018)","DOI":"10.23919\/DATE.2018.8342278"},{"key":"6_CR32","unstructured":"Zhou, J., Cui, G., Zhang, Z., Yang, C., Liu, Z., Sun, M.: Graph neural networks: a review of methods and applications. CoRR abs\/1812.08434 (2018). http:\/\/arxiv.org\/abs\/1812.08434"}],"container-title":["Communications in Computer and Information Science","Advanced Computer Architecture"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-15-8135-9_6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,25]],"date-time":"2021-04-25T02:10:49Z","timestamp":1619316649000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-981-15-8135-9_6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"ISBN":["9789811581342","9789811581359"],"references-count":32,"URL":"https:\/\/doi.org\/10.1007\/978-981-15-8135-9_6","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"value":"1865-0929","type":"print"},{"value":"1865-0937","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020]]},"assertion":[{"value":"5 September 2020","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ACA","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Conference on Advanced Computer Architecture","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Kunming","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"China","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2020","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"13 August 2020","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"15 August 2020","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"13","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"aca2020","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/tc.ccf.org.cn\/tcarch\/aca2020\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Single-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Conference website","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"37","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"24","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"65% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"2.6","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"6.5","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"No","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Due to the COVID-19 pandemic the conference was held online","order":10,"name":"additional_info_on_review_process","label":"Additional Info on Review Process","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}