{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T12:25:33Z","timestamp":1742991933280,"version":"3.40.3"},"publisher-location":"Singapore","reference-count":15,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789811617805"},{"type":"electronic","value":"9789811617812"}],"license":[{"start":{"date-parts":[[2021,9,10]],"date-time":"2021-09-10T00:00:00Z","timestamp":1631232000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,9,10]],"date-time":"2021-09-10T00:00:00Z","timestamp":1631232000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022]]},"DOI":"10.1007\/978-981-16-1781-2_50","type":"book-chapter","created":{"date-parts":[[2021,9,9]],"date-time":"2021-09-09T15:05:30Z","timestamp":1631199930000},"page":"555-567","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Design and Implementation of an Efficient IIR Filter Architecture Using Merged Delay Transformation"],"prefix":"10.1007","author":[{"given":"P.","family":"Bujjibabu","sequence":"first","affiliation":[]},{"given":"M.","family":"Kamaraju","sequence":"additional","affiliation":[]},{"given":"K.","family":"Babulu","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2021,9,10]]},"reference":[{"key":"50_CR1","doi-asserted-by":"crossref","unstructured":"Naqvi SZ, Hassan SZ, Kamal T (2016) A power consumption and area improved design of IIR decimation filters via MDT. In: Intelligent system engineering (ICISE), 15\u201317 Jan 2016","DOI":"10.1109\/INTELSE.2016.7475111"},{"key":"50_CR2","unstructured":"Smitha GL (2017) System generator based area reduction of IIR decimation filter. Int J Innov Res Comput Commun Eng (IJIRCCE) 5(6)"},{"key":"50_CR3","unstructured":"Rashid U, Siddiq F, Muhammad T, Jamal H (2013) Area efficient decimation filter based on MDT for wireless applications. The Nucleus 50(4):301"},{"key":"50_CR4","unstructured":"Patni A (2015) Merged delay transformed IIR down sampler filter. In: International conference on industrial instrumentation and control (ICIC), College of Engineering pune, India, 28\u201330 May 2015"},{"key":"50_CR5","unstructured":"Farooq U (2008) Efficient architectural transformation of multi rate recursive filters. PhD thesis, University of Engineering and Technology Texila, Pakistan"},{"key":"50_CR6","unstructured":"Chenliang Z (2012) IIR digital filter design research and simulation on MATLAB. In: International conference on signal processing systems (ICSPS 2012), vol 58"},{"key":"50_CR7","unstructured":"Maurya AK (2011) Multi-rate signal processing. Int J Electron Commun Eng 4(4):443\u2013452. ISSN 0974-2166"},{"key":"50_CR8","doi-asserted-by":"crossref","unstructured":"Moon GG (2014) Design approach for decimation filter for ADC applications. Int J Eng Trends Technol (IJETT) 10(12)","DOI":"10.14445\/22315381\/IJETT-V10P320"},{"key":"50_CR9","unstructured":"Wheeler D (2013) High performance IIR filters for interpolation and decimation, Ensilica, July 2013"},{"key":"50_CR10","doi-asserted-by":"crossref","unstructured":"Yeary MB (2006) Theory and implementation of a computationally efficient decimation filter for power-aware embedded systems. IEEE Trans Instrum Meas 55(5):1839\u20131849","DOI":"10.1109\/TIM.2006.880255"},{"key":"50_CR11","doi-asserted-by":"crossref","unstructured":"Abed KH (2003) Low power and hardware efficient decimation filter. In: Wireless communications and networking. WCNC 2003, March 2003, vol 1, pp 16\u201320, 454\u2013459. IEEE","DOI":"10.1109\/WCNC.2003.1200391"},{"key":"50_CR12","doi-asserted-by":"crossref","unstructured":"Rushell AI (2000) Efficient rational sampling rate alteration using IIR filters. IEEE Signal Process Lett 7(1): 6\u20137","DOI":"10.1109\/97.809510"},{"key":"50_CR13","doi-asserted-by":"crossref","unstructured":"Hwang C, Shin Y-P Routh approximations for reducing order of discrete systems. J Dyn Syst Meas Control 104(1):107, 1","DOI":"10.1115\/1.3149620"},{"key":"50_CR14","doi-asserted-by":"crossref","unstructured":"Coffey MW (2013) Optimizing multistage decimation and interpolation processing, IEEE Signal Process Lett 10(4):107\u2013110","DOI":"10.1109\/LSP.2003.809033"},{"key":"50_CR15","doi-asserted-by":"crossref","unstructured":"Bujjibabu P, Sravani N (2017) Architecture based performance evaluation of IIR digital filters for DSP applications. In: International conference on big data analytics and computational intelligence (IEEE-ICBDAC, year=2017), pp 224\u2013229","DOI":"10.1109\/ICBDACI.2017.8070838"}],"container-title":["Lecture Notes in Networks and Systems","Proceedings of Sixth International Congress on Information and Communication Technology"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-16-1781-2_50","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T03:37:49Z","timestamp":1725766669000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-981-16-1781-2_50"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,9,10]]},"ISBN":["9789811617805","9789811617812"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/978-981-16-1781-2_50","relation":{},"ISSN":["2367-3370","2367-3389"],"issn-type":[{"type":"print","value":"2367-3370"},{"type":"electronic","value":"2367-3389"}],"subject":[],"published":{"date-parts":[[2021,9,10]]},"assertion":[{"value":"10 September 2021","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}