{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T14:36:14Z","timestamp":1742913374851,"version":"3.40.3"},"publisher-location":"Singapore","reference-count":8,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789811631498"},{"type":"electronic","value":"9789811631504"}],"license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021]]},"DOI":"10.1007\/978-981-16-3150-4_44","type":"book-chapter","created":{"date-parts":[[2021,6,21]],"date-time":"2021-06-21T12:03:10Z","timestamp":1624276990000},"page":"537-548","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Design and Application of CMAC Neural Network Based on Software Hardening Technology"],"prefix":"10.1007","author":[{"given":"Hao","family":"Zhu","sequence":"first","affiliation":[]},{"given":"Mulan","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Weiye","family":"Xu","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2021,6,22]]},"reference":[{"key":"44_CR1","unstructured":"Chen, Z., Peng, L., Guangyu, S., Yijin, G., Bingjun, X., Jason, C.: Optimizing FPGA-based accelerator design for deep convolutional neural networks. In: ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays, pp. 161\u2013170 (2015)"},{"issue":"5","key":"44_CR2","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1007\/s41365-020-00756-z","volume":"31","author":"J-L Chen","year":"2020","unstructured":"Chen, J.-L., et al.: FPGA implementation of neural network accelerator for pulse information extraction in high energy physics. Nucl. Sci. Tech. 31(5), 1\u20139 (2020). https:\/\/doi.org\/10.1007\/s41365-020-00756-z","journal-title":"Nucl. Sci. Tech."},{"key":"44_CR3","doi-asserted-by":"crossref","unstructured":"Andrew, B., Sadegh, Y., Vaughn, B.: You cannot improve what you do not measure: FPGA vs. ASIC efficiency gaps for convolutional neural network inference. ACM Trans. Reconfig. Technol. Syst. 11(3), 1\u201323 (2018)","DOI":"10.1145\/3242898"},{"issue":"2","key":"44_CR4","first-page":"53","volume":"41","author":"L Cheng","year":"2020","unstructured":"Cheng, L., Mankit, S., Hongxiang, F., Shuanglong, L., Wayne, L., Ce, G.: Towards efficient deep neural network training by FPGA-based batch-level parallelism. J. Semicond. 41(2), 53\u201364 (2020)","journal-title":"J. Semicond."},{"key":"44_CR5","doi-asserted-by":"crossref","unstructured":"Jianhui, H., Zhaolin, L., Weimin, Z., Youhui, Z.: Hardware implementation of spiking neural networks on FPGA. Tsinghua Sci. Technol. 25(4), 479\u2013486 (2020)","DOI":"10.26599\/TST.2019.9010019"},{"issue":"5","key":"44_CR6","doi-asserted-by":"publisher","first-page":"699","DOI":"10.1109\/JPROC.2014.2313565","volume":"102","author":"VB Ben","year":"2014","unstructured":"Ben, V.B., et al.: A mixed-analog-digital multichip system for large-scale neural simulations. Proc. IEEE 102(5), 699\u2013716 (2014)","journal-title":"Proc. IEEE"},{"issue":"12","key":"44_CR7","doi-asserted-by":"publisher","first-page":"2621","DOI":"10.1109\/TVLSI.2013.2294916","volume":"22","author":"D Neil","year":"2014","unstructured":"Neil, D., Liu, S.C.: Minitaur, an event-driven FPGA-based spiking network accelerator. . IEEE Trans. Very Large Scale Integr. Syst. 22(12), 2621\u20132628 (2014)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"issue":"1","key":"44_CR8","doi-asserted-by":"publisher","first-page":"71","DOI":"10.1049\/cje.2016.01.011","volume":"25","author":"L Qiang","year":"2016","unstructured":"Qiang, L., Ming, G., Tao, Z., Qijun, Z.: Feedforward neural network models for FPGA routing channel width estimation. Chin. J. Electron. 25(1), 71\u201376 (2016)","journal-title":"Chin. J. Electron."}],"container-title":["Communications in Computer and Information Science","Big Data and Security"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-16-3150-4_44","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,6,21]],"date-time":"2021-06-21T12:21:22Z","timestamp":1624278082000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-981-16-3150-4_44"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"ISBN":["9789811631498","9789811631504"],"references-count":8,"URL":"https:\/\/doi.org\/10.1007\/978-981-16-3150-4_44","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2021]]},"assertion":[{"value":"22 June 2021","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ICBDS","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Big Data and Security","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Singapore","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Singapore","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2020","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"20 December 2020","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"22 December 2020","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"icbds2020","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/www.icbds.org\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Single-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Microsoft CMT","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"153","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"44","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"8","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"29% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}