{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T21:27:37Z","timestamp":1743024457015,"version":"3.40.3"},"publisher-location":"Singapore","reference-count":12,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789811681288"},{"type":"electronic","value":"9789811681295"}],"license":[{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022]]},"DOI":"10.1007\/978-981-16-8129-5_15","type":"book-chapter","created":{"date-parts":[[2022,2,11]],"date-time":"2022-02-11T17:02:58Z","timestamp":1644598978000},"page":"93-98","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Speeding Parasitic-Extraction Stage in Layout-Change-Order Validation Cycle Through Net-Tracing and Layout Trimming"],"prefix":"10.1007","author":[{"given":"Lucan Tan Tien","family":"Boon","sequence":"first","affiliation":[]},{"given":"Nor Muzlifah","family":"Mahyuddin","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2022,2,11]]},"reference":[{"key":"15_CR1","doi-asserted-by":"crossref","unstructured":"Lescot, J., Dehan, P., Boujarra, W., Medhat, D., Billy, S.: A comprehensive ESD verification flow at transistor level for large SoC designs. In: 2015 37th Electrical Overstress\/Electrostatic Discharge Symposium (EOS\/ESD), pp. 1\u20136 (2015)","DOI":"10.1109\/EOSESD.2015.7314740"},{"key":"15_CR2","unstructured":"Mutschler, A.S.: The problem with post-silicon debug, 28 February 2019. https:\/\/semiengineering.com\/the-problem-with-post-silicon-debug\/. Accessed 15 Nov 2020"},{"key":"15_CR3","doi-asserted-by":"crossref","unstructured":"Miller, G., Bhattarai, B., Hsu, Y.C., Dutt, J., Chen, X., Bakewell, G.: A method to leverage pre-silicon collateral and analysis for post-silicon testing and validation. In: 48th ACM\/EDAC\/IEEE Design Automation Conference (DAC), pp. 575\u2013578, 2011","DOI":"10.1145\/2024724.2024857"},{"key":"15_CR4","volume-title":"Thesis: Variability Modeling and Statistical Parameter Extraction for CMOS Devices","author":"K Qian","year":"2015","unstructured":"Qian, K.: Thesis: Variability Modeling and Statistical Parameter Extraction for CMOS Devices. University of California, Berkeley (2015)"},{"key":"15_CR5","unstructured":"Dusan Petranovic, K.C.: 3D-IC system verification methodology: solutions and challenges. In: Electronic Design Process Symposium, Monterey, California (2011)"},{"key":"15_CR6","doi-asserted-by":"crossref","unstructured":"Jain, B.: A comparative study of methodologies to optimize post-layout challenges. Int. J. Comput. Appl. (0975 \u2013 8887) 124(8), 27\u201330 (2015)","DOI":"10.5120\/ijca2015905552"},{"key":"15_CR7","unstructured":"SynopSys: Smarter and faster galaxy incremental ECO (2017). https:\/\/www.synopsys.com\/news\/pubs\/snug\/2017\/france\/c3-02-thaller-pres-snps.pdf. Accessed 23 Nov 2020"},{"key":"15_CR8","unstructured":"SynopSys: The StarRC Incremental ECO Flow (2020). https:\/\/spdocs.synopsys.com\/dow_retrieve\/R-2020.09\/dg\/starolh\/Default.htm#stug\/stug\/eco_extraction\/starrc_incremental_eco_flow.htm. Accessed 23 Nov 2020"},{"issue":"1","key":"15_CR9","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1186\/s13362-017-0042-z","volume":"7","author":"J Benk","year":"2017","unstructured":"Benk, J., Denk, G., Waldherr, K.: A holistic fast and parallel approach for accurate transient simulations of analog circuits. J. Math. Ind. 7(1), 1\u201319 (2017). https:\/\/doi.org\/10.1186\/s13362-017-0042-z","journal-title":"J. Math. Ind."},{"key":"15_CR10","doi-asserted-by":"crossref","unstructured":"Yi, Y., Yan, S., Sarin, V., Shi, W.: Development of fast 3D parasitic extraction using hierarchical method for integrated circuits and packages. In: 2008 IEEE Antennas and Propagation Society International Symposium, pp. 1\u20134 (2008)","DOI":"10.1109\/APS.2008.4618920"},{"key":"15_CR11","doi-asserted-by":"publisher","first-page":"25","DOI":"10.1109\/43.833201","volume":"19","author":"M Bachtold","year":"2000","unstructured":"Bachtold, M., Spasojevic, M., Lage, C., Ljung, P.B.: A system for full-chip and critical net parasitic extraction for ULSI interconnects using a fast 3-D field solver. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 19, 25\u2013338 (2000)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"15_CR12","unstructured":"SynopSys: Extraction techniques for high-performance, high-capacity simulation, September 2009. https:\/\/www.synopsys.com\/content\/dam\/synopsys\/verification\/white-papers\/extraction_tech_wp.pdf. Accessed 23 Nov 2020"}],"container-title":["Lecture Notes in Electrical Engineering","Proceedings of the 11th International Conference on Robotics, Vision, Signal Processing and Power Applications"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-16-8129-5_15","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,9,18]],"date-time":"2024-09-18T10:27:42Z","timestamp":1726655262000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-981-16-8129-5_15"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022]]},"ISBN":["9789811681288","9789811681295"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/978-981-16-8129-5_15","relation":{},"ISSN":["1876-1100","1876-1119"],"issn-type":[{"type":"print","value":"1876-1100"},{"type":"electronic","value":"1876-1119"}],"subject":[],"published":{"date-parts":[[2022]]},"assertion":[{"value":"11 February 2022","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}