{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,28]],"date-time":"2025-03-28T03:34:09Z","timestamp":1743132849075,"version":"3.40.3"},"publisher-location":"Singapore","reference-count":19,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789811681288"},{"type":"electronic","value":"9789811681295"}],"license":[{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022]]},"DOI":"10.1007\/978-981-16-8129-5_50","type":"book-chapter","created":{"date-parts":[[2022,2,11]],"date-time":"2022-02-11T17:02:58Z","timestamp":1644598978000},"page":"317-324","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["1.8\u00a0V, 8-bit Integrated ADC and DAC in CMOS 180\u00a0nm for Bluetooth Low-Energy (BLE) System"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3981-1025","authenticated-orcid":false,"given":"Norhamizah","family":"Idros","sequence":"first","affiliation":[]},{"given":"Alia","family":"Rosli","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6885-7233","authenticated-orcid":false,"given":"Zulfiqar Ali Abdul","family":"Aziz","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0313-8462","authenticated-orcid":false,"given":"Jagadheswaran","family":"Rajendran","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0740-9979","authenticated-orcid":false,"given":"Arjuna","family":"Marzuki","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2022,2,11]]},"reference":[{"key":"50_CR1","doi-asserted-by":"publisher","unstructured":"Wei, Y., et al.: A +8 dBm BLE\/BT transceiver with automatically calibrated integrated RF bandpass filter and -58 dBc TX HD2. In: IEEE International Solid-State Circuits Conference (ISSCC), pp. 136\u2013138. IEEE, San Francisco, California (2017). https:\/\/doi.org\/10.1109\/ISSCC.2017.7870298","DOI":"10.1109\/ISSCC.2017.7870298"},{"key":"50_CR2","doi-asserted-by":"publisher","unstructured":"Prummel, J., et al.: A 10\u00a0mW Bluetooth Low-Energy transceiver with on-chip matching. In: IEEE International Solid-State Circuits Conference \u2013 (ISSCC) Digest of Technical Papers, pp. 238\u2013239. IEEE, San Francisco, California (2015). https:\/\/doi.org\/10.1109\/ISSCC.2015.7063014","DOI":"10.1109\/ISSCC.2015.7063014"},{"issue":"9","key":"50_CR3","doi-asserted-by":"publisher","first-page":"1970","DOI":"10.1109\/JSSC.2006.880602","volume":"41","author":"N Ghittori","year":"2006","unstructured":"Ghittori, N., Vigna, A., Malcovati, P., D\u2019Amico, S., Baschirotto, A.: 1.2-V low-power multi-mode DAC+filter blocks for reconfigurable (WLAN\/UMTS, WLAN\/Bluetooth) transmitters. IEEE J. Solid-State Circuits 41(9), 1970\u20131982 (2006). https:\/\/doi.org\/10.1109\/JSSC.2006.880602","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"9","key":"50_CR4","doi-asserted-by":"publisher","first-page":"3373","DOI":"10.1109\/TCSI.2019.2925743","volume":"66","author":"D Zhou","year":"2019","unstructured":"Zhou, D., et al.: A 13-bit 260MS\/s power-efficient pipeline ADC using a current-reuse technique and interstage gain and nonlinearity errors calibration. IEEE Trans. Circuits Syst. I: Regul. Pap. 66(9), 3373\u20133383 (2019). https:\/\/doi.org\/10.1109\/TCSI.2019.2925743","journal-title":"IEEE Trans. Circuits Syst. I: Regul. Pap."},{"issue":"4","key":"50_CR5","doi-asserted-by":"publisher","first-page":"650","DOI":"10.1109\/TCSII.2019.2926133","volume":"67","author":"M Liu","year":"2020","unstructured":"Liu, M., Li, D., Zhu, Z.: A dual-supply two-stage CMOS op-amp for high-speed pipeline ADCs application. IEEE Trans. Circuits Syst. II: Express Briefs 67(4), 650\u2013654 (2020). https:\/\/doi.org\/10.1109\/TCSII.2019.2926133","journal-title":"IEEE Trans. Circuits Syst. II: Express Briefs"},{"key":"50_CR6","doi-asserted-by":"publisher","unstructured":"Chou, F.T., Chen, Z.Y., Hung, C.C.: A 10-bit 250\u00a0MS\/s low-glitch binary-weighted digital-to-analog converter. In: Int. Syst. Chip Conf. (SOCC), pp. 231\u2013235. IEEE, Las Vegas, NV, USA (2014). https:\/\/doi.org\/10.1109\/SOCC.2014.6948933","DOI":"10.1109\/SOCC.2014.6948933"},{"issue":"5","key":"50_CR7","doi-asserted-by":"publisher","first-page":"2307","DOI":"10.1007\/s00034-019-01284-x","volume":"39","author":"A Esmaili","year":"2019","unstructured":"Esmaili, A., Babazadeh, H.: A foreground self-calibration technique for high-resolution switched-current R-2R digital-to-analog converters. Circuits Syst. Signal Process. 39(5), 2307\u20132327 (2019). https:\/\/doi.org\/10.1007\/s00034-019-01284-x","journal-title":"Circuits Syst. Signal Process."},{"key":"50_CR8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2503727","author":"Fang-Ting Chou","year":"2015","unstructured":"Chou, Fang-Ting., Hung, Chung-Chih.: Glitch energy reduction and SFDR enhancement techniques for low-power binary-weighted current-steering DAC. IEEE Transactions on Very Large Scale Integration (VLSI) Systems (2015). https:\/\/doi.org\/10.1109\/TVLSI.2015.2503727","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"issue":"2","key":"50_CR9","doi-asserted-by":"publisher","first-page":"794","DOI":"10.1109\/TVLSI.2015.2412657","volume":"24","author":"S-N Kim","year":"2016","unstructured":"Kim, S.-N., Kim, M.-R., Sung, B.-R.-S., Kang, H.-W., Cho, M.-H., Ryu, S.-T.: A SUC-based full-binary 6-bit 3.1\u00a0GS\/s 17.7\u00a0mW current-steering DAC in 0.038\u00a0mm2. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 24(2), 794\u2013798 (2016). https:\/\/doi.org\/10.1109\/TVLSI.2015.2412657","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"1","key":"50_CR10","doi-asserted-by":"publisher","first-page":"68","DOI":"10.1109\/TCSI.2018.2866819","volume":"66","author":"L Lai","year":"2019","unstructured":"Lai, L., Li, X., Fu, Y., Liu, Y., Yang, H.: Demystifying and mitigating code-dependent switching distortions in current-steering DACs. IEEE Trans. Circuits Syst. I: Regul. Pap. 66(1), 68\u201381 (2019). https:\/\/doi.org\/10.1109\/TCSI.2018.2866819","journal-title":"IEEE Trans. Circuits Syst. I: Regul. Pap."},{"key":"50_CR11","series-title":"Lecture Notes in Electrical Engineering","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-13-6447-1","volume-title":"10th International Conference on Robotics, Vision, Signal Processing and Power Applications","year":"2019","unstructured":"Zawawi, M.A.M., Teoh, S.S., Abdullah, N.B., Mohd Sazali, M.I.S. (eds.): 10th International Conference on Robotics, Vision, Signal Processing and Power Applications. LNEE, vol. 547. Springer, Singapore (2019). https:\/\/doi.org\/10.1007\/978-981-13-6447-1"},{"key":"50_CR12","doi-asserted-by":"publisher","unstructured":"Rahman, L.F., Rudham, F.A., Reaz, M.B.I., Marufuzzaman, M.: The evolution of digital-to-analog converter. In: International Conference on Advances in Electrical, Electronic and Systems Engineering (ICAEES), pp. 151\u2013154. IEEE, Putrajaya, Malaysia (2017). https:\/\/doi.org\/10.1109\/ICAEES.2016.7888028","DOI":"10.1109\/ICAEES.2016.7888028"},{"key":"50_CR13","doi-asserted-by":"publisher","unstructured":"Feng, W., Lu, T., Wang, Z.: Analysis and design of fully differential gain-boosted op-amp for 14-bit 100\u00a0MS\/s pipelined analog-to-digital converter. In: 5th International Joint Conference on INC, IMS, and IDC, pp. 66\u201369. IEEE, Seoul, Korea (2009). https:\/\/doi.org\/10.1109\/NCM.2009.133","DOI":"10.1109\/NCM.2009.133"},{"issue":"3","key":"50_CR14","doi-asserted-by":"publisher","first-page":"666","DOI":"10.1109\/EDSSC.2005.1635302","volume":"1","author":"S Yewale","year":"2017","unstructured":"Yewale, S., Gamad, R.S.: Analysis and design of high gain low power fully differential gain-boosted folded-cascode op-amp with settling time optimization. Int. J. Eng. Res. Appl. 1(3), 666\u2013670 (2017). https:\/\/doi.org\/10.1109\/EDSSC.2005.1635302","journal-title":"Int. J. Eng. Res. Appl."},{"key":"50_CR15","doi-asserted-by":"publisher","unstructured":"Mukahar, N.B., Ruslan, S.H.B.: A 93.36\u00a0dB, 161\u00a0MHz gain improved CMOS OTA for a 16 bit pipeline analog to digital converter. In: International Conference on Science and Social Research (CSSR), pp. 1325\u20131328. IEEE, Kuala Lumpur, Malaysia (2010). https:\/\/doi.org\/10.1109\/CSSR.2010.5773744","DOI":"10.1109\/CSSR.2010.5773744"},{"issue":"4","key":"50_CR16","doi-asserted-by":"publisher","first-page":"205","DOI":"10.1108\/MI-05-2020-0030","volume":"37","author":"N Idros","year":"2020","unstructured":"Idros, N., Abdul Aziz, Z.A., Rajendran, J.: A 1-mm2 CMOS pipelined ADC with integrated folded cascode operational amplifier. Microelectron. Int. 37(4), 205\u2013213 (2020). https:\/\/doi.org\/10.1108\/MI-05-2020-0030","journal-title":"Microelectron. Int."},{"key":"50_CR17","doi-asserted-by":"publisher","unstructured":"Huang, J.L, Ong, C. K., Cheng, K. T.: A BIST scheme for on-chip ADC and DAC testing. In: Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537), pp. 216\u2013220. IEEE, Paris, France (2000). https:\/\/doi.org\/10.1109\/DATE.2000.840041","DOI":"10.1109\/DATE.2000.840041"},{"key":"50_CR18","doi-asserted-by":"publisher","unstructured":"Jiang, H., Olleta, B., Chen, D., Geiger, L.,R.: Testing high resolution ADCs using low rsolution\/accuracy deterministic dynamic element matched DACs. In: 2004 IEEE International Conference on Test, pp. 1379\u20131388. IEEE, Charlotte, NC, USA (2004). https:\/\/doi.org\/10.1109\/iscas.2004.1328346","DOI":"10.1109\/iscas.2004.1328346"},{"key":"50_CR19","doi-asserted-by":"publisher","unstructured":"Jiang, W., Agrawal, V.D.: Built-in self-calibration of on-chip DAC and ADC. In: 2008 IEEE International Conference on Test, pp. 1\u201310. IEEE, Santa Clara, CA, USA (2008). https:\/\/doi.org\/10.1109\/TEST.2008.4700638","DOI":"10.1109\/TEST.2008.4700638"}],"container-title":["Lecture Notes in Electrical Engineering","Proceedings of the 11th International Conference on Robotics, Vision, Signal Processing and Power Applications"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-16-8129-5_50","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,3,29]],"date-time":"2022-03-29T19:30:20Z","timestamp":1648582220000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-981-16-8129-5_50"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022]]},"ISBN":["9789811681288","9789811681295"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/978-981-16-8129-5_50","relation":{},"ISSN":["1876-1100","1876-1119"],"issn-type":[{"type":"print","value":"1876-1100"},{"type":"electronic","value":"1876-1119"}],"subject":[],"published":{"date-parts":[[2022]]},"assertion":[{"value":"11 February 2022","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}