{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T00:03:42Z","timestamp":1743033822392,"version":"3.40.3"},"publisher-location":"Singapore","reference-count":15,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789813297661"},{"type":"electronic","value":"9789813297678"}],"license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-981-32-9767-8_15","type":"book-chapter","created":{"date-parts":[[2019,8,17]],"date-time":"2019-08-17T02:02:54Z","timestamp":1566007374000},"page":"171-179","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["A Novel Gate-Level On-Chip Crosstalk Noise Reduction Circuit for Deep Sub-micron Technology"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9116-0215","authenticated-orcid":false,"given":"Swatilekha","family":"Majumdar","sequence":"first","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,8,18]]},"reference":[{"key":"15_CR1","doi-asserted-by":"crossref","unstructured":"Bang, S., Han, K., Kahng, A.B., Luo, M.: Delay uncertainty and signal criticality driven routing channel optimization for advanced dram products. In: 2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 697\u2013704. IEEE (2016)","DOI":"10.1109\/ASPDAC.2016.7428093"},{"issue":"12","key":"15_CR2","doi-asserted-by":"publisher","first-page":"1670","DOI":"10.1109\/TCAD.2004.836736","volume":"23","author":"MR Becer","year":"2004","unstructured":"Becer, M.R., et al.: Postroute gate sizing for crosstalk noise reduction. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 23(12), 1670\u20131677 (2004)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"15_CR3","unstructured":"Becer, M.R., Blaauw, D., Panda, R., Hajj, I.N.: Pre-route noise estimation in deep submicron integrated circuits. In: Proceedings International Symposium on Quality Electronic Design, pp. 413\u2013418. IEEE (2002)"},{"key":"15_CR4","doi-asserted-by":"crossref","unstructured":"Chakraborty, M., Chakrabarti, A., Mitra, P., Saha, D., Guha, K.: Pre-layout module wise decap allocation for noise suppression and accurate delay estimation of SoC. In: 2016 20th International Symposium on VLSI Design and Test (VDAT), pp. 1\u20136. IEEE (2016)","DOI":"10.1109\/ISVDAT.2016.8064873"},{"key":"15_CR5","unstructured":"Franzini, B., Forzan, C., Pandini, D., Scandolara, P., Dal Fabbro, A.: Crosstalk aware static timing analysis environment. SNUG Europe 2001 (2000)"},{"key":"15_CR6","doi-asserted-by":"publisher","first-page":"511","DOI":"10.1007\/978-3-319-29395-0_33","volume-title":"On-Chip Power Delivery and Management","author":"IP Vaisband","year":"2016","unstructured":"Vaisband, I.P., Jakushokas, R., Popovich, M., Mezhiba, A.V., K\u00f6se, S., Friedman, E.G.: Shielding methodologies in the presence of power\/ground noise. In: Vaisband, I.P., Jakushokas, R., Popovich, M., Mezhiba, A.V., K\u00f6se, S., Friedman, E.G. (eds.) On-Chip Power Delivery and Management, pp. 511\u2013532. Springer, Cham (2016). \n                    https:\/\/doi.org\/10.1007\/978-3-319-29395-0_33"},{"key":"15_CR7","unstructured":"Kahng, A.B., Muddu, S., Vidhani, D.: Noise and delay uncertainty studies for coupled RC interconnects. In: Twelfth Annual IEEE International ASIC\/SOC Conference (Cat. No. 99TH8454), pp. 3\u20138. IEEE (1999)"},{"issue":"8","key":"15_CR8","doi-asserted-by":"publisher","first-page":"1458","DOI":"10.1109\/TVLSI.2010.2054119","volume":"19","author":"Sel\u00e7uk Kose","year":"2011","unstructured":"Kose, S., Salman, E., Friedman, E.G.: Shielding methodologies in the presence of power\/ground noise. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 19(8), 1458\u20131468 (2011)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"issue":"12","key":"15_CR9","doi-asserted-by":"publisher","first-page":"1810","DOI":"10.1109\/TCPMT.2015.2494519","volume":"5","author":"VR Kumar","year":"2015","unstructured":"Kumar, V.R., Alam, A., Kaushik, B.K., Patnaik, A.: An unconditionally stable FDTD model for crosstalk analysis of VLSI interconnects. IEEE Trans. Compon. Packag. Manuf. Technol. 5(12), 1810\u20131817 (2015)","journal-title":"IEEE Trans. Compon. Packag. Manuf. Technol."},{"issue":"6","key":"15_CR10","doi-asserted-by":"publisher","first-page":"1153","DOI":"10.1109\/TVLSI.2003.817551","volume":"11","author":"O. Milter","year":"2003","unstructured":"Milter, O., Kolodny, A.: Crosstalk noise reduction in synthesized digital logic circuits. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 11(6), 1153\u20131158 (2003). \n                    https:\/\/doi.org\/10.1109\/TVLSI.2003.817551","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"15_CR11","doi-asserted-by":"crossref","unstructured":"Mukhopadhyay, A.K., Sarkar, A.: Comparative analysis of some crosstalk avoidance coding techniques in deep submicron VLSI interconnects. In: 2017 Devices for Integrated Circuit (DevIC), pp. 1\u20135. IEEE (2017)","DOI":"10.1109\/DEVIC.2017.8073894"},{"key":"15_CR12","doi-asserted-by":"crossref","unstructured":"St\u00f6hr, T., Alt, M., Hetzel, A., Koehl, J.: Analysis, reduction and avoidance of crosstalk on VLSI chips. In: Proceedings of the 1998 International Symposium on Physical Design, pp. 211\u2013218. ACM (1998)","DOI":"10.1145\/274535.274566"},{"key":"15_CR13","unstructured":"Subrahmanya, P., Manimegalai, R., Kamakoti, V., Mutyam, M.: A bus encoding technique for power and cross-talk minimization. In: 17th International Conference on VLSI Design Proceedings, pp. 443\u2013448. IEEE (2004)"},{"issue":"2","key":"15_CR14","doi-asserted-by":"publisher","first-page":"131","DOI":"10.1016\/S0167-9260(00)00005-5","volume":"29","author":"KT Tang","year":"2000","unstructured":"Tang, K.T., Friedman, E.G.: Delay and noise estimation of cmos logic gates driving coupled resistive-capacitive interconnections. Integr. VLSI J. 29(2), 131\u2013165 (2000)","journal-title":"Integr. VLSI J."},{"issue":"12","key":"15_CR15","doi-asserted-by":"publisher","first-page":"1817","DOI":"10.1109\/43.811330","volume":"18","author":"A Vittal","year":"1999","unstructured":"Vittal, A., Chen, L.H., Marek-Sadowska, M., Wang, K.P., Yang, S.: Crosstalk in VLSI interconnections. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 18(12), 1817\u20131824 (1999)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-32-9767-8_15","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,12]],"date-time":"2019-09-12T02:04:39Z","timestamp":1568253879000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-32-9767-8_15"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"ISBN":["9789813297661","9789813297678"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/978-981-32-9767-8_15","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2019]]},"assertion":[{"value":"18 August 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VDAT","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on VLSI Design and Test","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Indore","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"India","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2019","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"4 July 2019","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"6 July 2019","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"23","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vdat2019a","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/vdat2019.iiti.ac.in\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Single-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Easychair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"199","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"63","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"32% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"-","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"No","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}