{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T22:38:49Z","timestamp":1742942329897,"version":"3.40.3"},"publisher-location":"Singapore","reference-count":18,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789813297661"},{"type":"electronic","value":"9789813297678"}],"license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-981-32-9767-8_17","type":"book-chapter","created":{"date-parts":[[2019,8,17]],"date-time":"2019-08-17T02:02:54Z","timestamp":1566007374000},"page":"190-201","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Utilizing NBTI for Operation Detection of Integrated Circuits"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0810-814X","authenticated-orcid":false,"given":"Ambika Prasad","family":"Shah","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0629-4559","authenticated-orcid":false,"given":"Amirhossein","family":"Moshrefi","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6042-759X","authenticated-orcid":false,"given":"Michael","family":"Waltl","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,8,18]]},"reference":[{"key":"17_CR1","unstructured":"The economic impacts of counterfeiting and piracy. \n                    https:\/\/cdn.iccwbo.org\/content\/uploads\/sites\/3\/2017\/02\/ICC-BASCAP-Frontier-report-2016.pdf\n                    \n                  . Accessed 09 Mar 2019"},{"key":"17_CR2","unstructured":"Frontier Economics: The economic impacts of counterfeiting and piracy. Frontier Economics, Melbourne (2017)"},{"key":"17_CR3","unstructured":"A New Circular Vision for Electronics. \n                    http:\/\/www3.weforum.org\/docs\/WEF_A_New_Circular_Vision_for_Electronics.pdf\n                    \n                  . Accessed 09 Mar 2019"},{"issue":"1","key":"17_CR4","doi-asserted-by":"publisher","first-page":"9","DOI":"10.1007\/s10836-013-5430-8","volume":"30","author":"U Guin","year":"2014","unstructured":"Guin, U., DiMase, D., Tehranipoor, M.: Counterfeit integrated circuits: detection, avoidance, and the challenges ahead. J. Electron. Test. 30(1), 9\u201323 (2014)","journal-title":"J. Electron. Test."},{"key":"17_CR5","unstructured":"Kessler, L.W., Sharpe, T.: Faked parts detection. Printed Circ. Des. Fab 27(6), 64 (2010)"},{"key":"17_CR6","doi-asserted-by":"crossref","unstructured":"Zhang, X., Xiao, K., Tehranipoor, M.: Path-delay fingerprinting for identification of recovered ICs. In: 2012 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT), pp. 13\u201318. IEEE (2012)","DOI":"10.1109\/DFT.2012.6378192"},{"key":"17_CR7","doi-asserted-by":"crossref","unstructured":"Guo, Z., Rahman, M.T., Tehranipoor, M.M., Forte, D.: A zero-cost approach to detect recycled SoC chips using embedded SRAM. In: 2016 IEEE International Symposium on Hardware Oriented Security and Trust (HOST), pp. 191\u2013196. IEEE (2016)","DOI":"10.1109\/HST.2016.7495581"},{"key":"17_CR8","unstructured":"Zhang, X., Tehranipoor, M.: Design of on-chip lightweight sensors for effective detection of recycled ICs. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 22(5), 1016\u20131029 (2014)"},{"issue":"4","key":"17_CR9","doi-asserted-by":"publisher","first-page":"546","DOI":"10.1109\/TDMR.2018.2866695","volume":"18","author":"AP Shah","year":"2018","unstructured":"Shah, A.P., Yadav, N., Beohar, A., Vishvakarma, S.K.: Process variation and NBTI resilient schmitt trigger for stable and reliable circuits. IEEE Trans. Device Mater. Reliab. 18(4), 546\u2013554 (2018)","journal-title":"IEEE Trans. Device Mater. Reliab."},{"key":"17_CR10","unstructured":"Kang, K., Alam, M.A., Roy, K.: Characterization of NBTI induced temporal performance degradation in nano-scale SRAM array using \n                    \n                      \n                    \n                    $$I_{{\\rm ddq}}$$\n                  . In: 2007 IEEE International Test Conference, pp. 1\u201310. IEEE (2007)"},{"key":"17_CR11","unstructured":"ISCAS\u201985 Benchmark Circuits. \n                    http:\/\/www.pld.ttu.ee\/~maksim\/benchmarks\/iscas85\/\n                    \n                  . Accessed 9 Apr 2019"},{"issue":"3","key":"17_CR12","doi-asserted-by":"publisher","first-page":"463","DOI":"10.1109\/TDMR.2018.2865179","volume":"18","author":"B Ghavami","year":"2018","unstructured":"Ghavami, B., Raji, M., Saremi, K., Pedram, H.: An incremental algorithm for soft error rate estimation of combinational circuits. IEEE Trans. Device Mater. Reliab. 18(3), 463\u2013473 (2018)","journal-title":"IEEE Trans. Device Mater. Reliab."},{"key":"17_CR13","doi-asserted-by":"publisher","DOI":"10.1007\/978-81-322-1958-3","volume-title":"Application of Evolutionary Algorithms for Multi-objective Optimization in VLSI and Embedded Systems","year":"2015","unstructured":"Bhuvaneswari, M.C.: Application of Evolutionary Algorithms for Multi-objective Optimization in VLSI and Embedded Systems. Springer, Heidelberg (2014). \n                    https:\/\/doi.org\/10.1007\/978-81-322-1958-3"},{"issue":"6","key":"17_CR14","doi-asserted-by":"publisher","first-page":"667","DOI":"10.1007\/s10836-018-5761-6","volume":"34","author":"SN Neophytou","year":"2018","unstructured":"Neophytou, S.N., Michael, M.K.: Path representation in circuit netlists using linear-sized ZDDs with optimal variable ordering. J. Electron. Test. 34(6), 667\u2013683 (2018)","journal-title":"J. Electron. Test."},{"issue":"3","key":"17_CR15","doi-asserted-by":"publisher","first-page":"631","DOI":"10.1109\/TED.2011.2181387","volume":"59","author":"A Islam","year":"2012","unstructured":"Islam, A., Hasan, M.: Leakage characterization of 10T SRAM cell. IEEE Trans. Electron Devices 59(3), 631\u2013638 (2012)","journal-title":"IEEE Trans. Electron Devices"},{"issue":"6","key":"17_CR16","doi-asserted-by":"publisher","first-page":"841","DOI":"10.1016\/j.microrel.2006.10.006","volume":"47","author":"DK Schroder","year":"2007","unstructured":"Schroder, D.K.: Negative bias temperature instability: what do we understand? Microelectron. Reliab. 47(6), 841\u2013852 (2007)","journal-title":"Microelectron. Reliab."},{"issue":"1","key":"17_CR17","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1229175.1229176","volume":"3","author":"Wei Zhao","year":"2007","unstructured":"Zhao, W., Cao, Y.: Predictive technology model for nano-CMOS design exploration. ACM J. Emerg. Technol. Comput. Syst. (JETC) 3(1), 1 (2007)","journal-title":"ACM Journal on Emerging Technologies in Computing Systems"},{"key":"17_CR18","unstructured":"Synopsys: HSPICE user guide: Simulation and analysis (2010)"}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-32-9767-8_17","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,12]],"date-time":"2019-09-12T02:04:48Z","timestamp":1568253888000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-32-9767-8_17"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"ISBN":["9789813297661","9789813297678"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/978-981-32-9767-8_17","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2019]]},"assertion":[{"value":"18 August 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VDAT","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on VLSI Design and Test","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Indore","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"India","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2019","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"4 July 2019","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"6 July 2019","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"23","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vdat2019a","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/vdat2019.iiti.ac.in\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Single-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Easychair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"199","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"63","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"32% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"-","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"No","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}