{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T16:32:17Z","timestamp":1743006737192,"version":"3.40.3"},"publisher-location":"Singapore","reference-count":23,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789813297661"},{"type":"electronic","value":"9789813297678"}],"license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-981-32-9767-8_23","type":"book-chapter","created":{"date-parts":[[2019,8,17]],"date-time":"2019-08-17T02:02:54Z","timestamp":1566007374000},"page":"258-271","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["A Unified Methodology for Hardware Obfuscation and IP Watermarking"],"prefix":"10.1007","author":[{"given":"Saurabh","family":"Gangurde","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0479-9855","authenticated-orcid":false,"given":"Binod","family":"Kumar","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,8,18]]},"reference":[{"key":"23_CR1","doi-asserted-by":"crossref","unstructured":"Roy, J.A., Koushanfar, F., Markov, I.L.: Epic: ending piracy of integrated circuits. In: 2008 Design, Automation and Test in Europe, March 2008, pp. 1069\u20131074 (2008)","DOI":"10.1109\/DATE.2008.4484823"},{"key":"23_CR2","doi-asserted-by":"crossref","unstructured":"Schulze, T.E., Kwiat, K., Kamhoua, C., Chang, S.-C., Shi, Y.: Record: temporarily randomized encoding of combinational logic for resistance to data leakage from hardware trojan. In: 2016 IEEE Asian Hardware-Oriented Security and Trust (AsianHOST), December 2016, pp. 1\u20136 (2016)","DOI":"10.1109\/AsianHOST.2016.7835566"},{"issue":"3","key":"23_CR3","doi-asserted-by":"publisher","first-page":"1193","DOI":"10.1109\/TVLSI.2015.2437996","volume":"24","author":"Jiliang Zhang","year":"2016","unstructured":"Zhang, J.: A practical logic obfuscation technique for hardware security. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 24(3), 1193\u20131197 (2016)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"23_CR4","doi-asserted-by":"crossref","unstructured":"Arafin, M.T., Stanley, A., Sharma, P.: Hardware-based anti-counterfeiting techniques for safeguarding supply chain integrity. In: 2017 IEEE International Symposium on Circuits and Systems (ISCAS), May 2017, pp. 1\u20134 (2017)","DOI":"10.1109\/ISCAS.2017.8050605"},{"key":"23_CR5","doi-asserted-by":"crossref","unstructured":"Rajendran, J.J.V.: An overview of hardware intellectual property protection. In: 2017 IEEE International Symposium on Circuits and Systems (ISCAS), May 2017, pp. 1\u20134 (2017)","DOI":"10.1109\/ISCAS.2017.8050883"},{"key":"23_CR6","doi-asserted-by":"publisher","first-page":"438","DOI":"10.1016\/j.vlsi.2016.03.002","volume":"55","author":"Bao Liu","year":"2016","unstructured":"Liu, B., Qu, G.: VLSI supply chain security risks and mitigation techniques: a survey. Integration 55, 438\u2013448 (2016). \n                    http:\/\/www.sciencedirect.com\/science\/article\/pii\/S0167926016300013","journal-title":"Integration"},{"key":"23_CR7","doi-asserted-by":"crossref","unstructured":"Rajendran, J., Pino, Y., Sinanoglu, O., Karri, R.: Security analysis of logic obfuscation. In: DAC Design Automation Conference, June 2012, pp. 83\u201389 (2012)","DOI":"10.1145\/2228360.2228377"},{"key":"23_CR8","doi-asserted-by":"crossref","unstructured":"Alasad, Q., Yuan, J.: Logic obfuscation against IC reverse engineering attacks using PLGs. In: 2017 IEEE International Conference on Computer Design (ICCD), November 2017, pp. 341\u2013344 (2017)","DOI":"10.1109\/ICCD.2017.59"},{"key":"23_CR9","doi-asserted-by":"crossref","unstructured":"Chakraborty, R.S., Bhunia, S.: Hardware protection and authentication through netlist level obfuscation. In: 2008 IEEE\/ACM International Conference on Computer-Aided Design, November 2008, pp. 674\u2013677 (2008)","DOI":"10.1109\/ICCAD.2008.4681649"},{"issue":"1","key":"23_CR10","doi-asserted-by":"publisher","first-page":"10","DOI":"10.1109\/MDT.2010.7","volume":"27","author":"M Tehranipoor","year":"2010","unstructured":"Tehranipoor, M., Koushanfar, F.: A survey of hardware trojan taxonomy and detection. IEEE Des. Test Comput. 27(1), 10\u201325 (2010)","journal-title":"IEEE Des. Test Comput."},{"key":"23_CR11","doi-asserted-by":"crossref","unstructured":"Rajendran, J., Sinanoglu, O., Karri, R.: VLSI testing based security metric for IC camouflaging. In: 2013 IEEE International Test Conference (ITC), September 2013, pp. 1\u20134 (2013)","DOI":"10.1109\/TEST.2013.6651879"},{"key":"23_CR12","doi-asserted-by":"crossref","unstructured":"Chakraborty, A., Xie, Y., Srivastava, A.: Template attack based deobfuscation of integrated circuits. In: 2017 IEEE International Conference on Computer Design (ICCD), November 2017, pp. 41\u201344 (2017)","DOI":"10.1109\/ICCD.2017.15"},{"key":"23_CR13","doi-asserted-by":"crossref","unstructured":"Rajendran, J., Pino, Y., Sinanoglu, O., Karri, R.: Logic encryption: a fault analysis perspective. In: 2012 Design, Automation Test in Europe Conference Exhibition (DATE), March 2012, pp. 953\u2013958 (2012)","DOI":"10.1109\/DATE.2012.6176634"},{"key":"23_CR14","doi-asserted-by":"crossref","unstructured":"Awan, S.M., Rashid, S., Gao, M., Qu, G.: Functional obfuscation of digital circuits using observability don\u2019t care conditions. In: 2016 IEEE International Conference on Information and Automation for Sustainability (ICIAfS), December 2016, pp. 1\u20136 (2016)","DOI":"10.1109\/ICIAFS.2016.7946577"},{"key":"23_CR15","doi-asserted-by":"crossref","unstructured":"Meade, T., Zhao, Z., Zhang, S., Pan, D., Jin, Y.: Revisit sequential logic obfuscation: attacks and defenses. In: 2017 IEEE International Symposium on Circuits and Systems (ISCAS), May 2017, pp. 1\u20134 (2017)","DOI":"10.1109\/ISCAS.2017.8050606"},{"issue":"5","key":"23_CR16","doi-asserted-by":"publisher","first-page":"819","DOI":"10.1109\/TVLSI.2014.2323976","volume":"23","author":"Yingjie Lao","year":"2015","unstructured":"Lao, Y., Parhi, K.K.: Obfuscating DSP circuits via high-level transformations. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 23(5), 819\u2013830 (2015)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"23_CR17","doi-asserted-by":"crossref","unstructured":"Zhang, J., Lin, Y., Lyu, Y., Qu, G.: A PUF-FSM binding scheme for FPGA IP protection and pay-per-device licensing. IEEE Trans. Inf. Forensics Secur. 10(6), 1137\u20131150 (2015)","DOI":"10.1109\/TIFS.2015.2400413"},{"key":"23_CR18","unstructured":"Abdel-Hamid, A.T., Tahar, S.: IP watermarking techniques: survey and comparison. In: Proceedings of the 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, July 2003, pp. 60\u201365 (2003)"},{"key":"23_CR19","unstructured":"Kahng, A.B., Kirovski, D., Mantik, S., Potkonjak, M., Wong, J.L.: Copy detection for intellectual property protection of VLSI designs. In: 1999 IEEE\/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No. 99CH37051), November 1999, pp. 600\u2013604 (1999)"},{"key":"23_CR20","unstructured":"Abdel-Hamid, A.T., Tahar, S., Aboulhamid, E.M.: A tool for automatic watermarking of IP designs. In: The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, NEWCAS 2004, June 2004, pp. 381\u2013384 (2004)"},{"key":"23_CR21","doi-asserted-by":"crossref","unstructured":"Publicly detectable watermarking for intellectual property authentication in VLSI design. IEEE Trans. Comput.-Aided Des. Integr. Circ. Syst. 21(11), 1363\u20131368 (2002)","DOI":"10.1109\/TCAD.2002.804205"},{"issue":"3","key":"23_CR22","doi-asserted-by":"publisher","first-page":"467","DOI":"10.1109\/TIM.2007.911623","volume":"57","author":"Y Fan","year":"2008","unstructured":"Fan, Y.: Testing-based watermarking techniques for intellectual-property identification in SOC design. IEEE Trans. Instrum. Measur. 57(3), 467\u2013479 (2008)","journal-title":"IEEE Trans. Instrum. Measur."},{"issue":"3","key":"23_CR23","doi-asserted-by":"publisher","first-page":"434","DOI":"10.1109\/4.826826","volume":"35","author":"I Torunoglu","year":"2000","unstructured":"Torunoglu, I., Charbon, E.: Watermarking-based copyright protection of sequential functions. IEEE J. Solid-State Circ. 35(3), 434\u2013440 (2000)","journal-title":"IEEE J. Solid-State Circ."}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-32-9767-8_23","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,12]],"date-time":"2019-09-12T02:05:27Z","timestamp":1568253927000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-32-9767-8_23"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"ISBN":["9789813297661","9789813297678"],"references-count":23,"URL":"https:\/\/doi.org\/10.1007\/978-981-32-9767-8_23","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2019]]},"assertion":[{"value":"18 August 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VDAT","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on VLSI Design and Test","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Indore","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"India","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2019","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"4 July 2019","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"6 July 2019","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"23","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vdat2019a","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/vdat2019.iiti.ac.in\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Single-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Easychair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"199","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"63","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"32% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"-","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"No","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}