{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,10]],"date-time":"2026-03-10T19:17:36Z","timestamp":1773170256952,"version":"3.50.1"},"publisher-location":"Singapore","reference-count":12,"publisher":"Springer Singapore","isbn-type":[{"value":"9789813297661","type":"print"},{"value":"9789813297678","type":"electronic"}],"license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-981-32-9767-8_25","type":"book-chapter","created":{"date-parts":[[2019,8,17]],"date-time":"2019-08-17T06:02:54Z","timestamp":1566021774000},"page":"286-297","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["Brain Inspired One Shot Learning Method for HD Computing"],"prefix":"10.1007","author":[{"given":"Devika R.","family":"Nair","sequence":"first","affiliation":[]},{"given":"A.","family":"Purushothaman","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,8,18]]},"reference":[{"issue":"9","key":"25_CR1","doi-asserted-by":"publisher","first-page":"2508","DOI":"10.1109\/TCSI.2017.2705051","volume":"64","author":"Abbas Rahimi","year":"2017","unstructured":"Rahimi, A., Datta, S., Kleyko, D., Frady, E.P., Olshausen, B., Kanerva, P., Rabaey, J.M.: High-dimensional computing as a nanoscalable paradigm. IEEE Trans. Circ. Syst.-I Reg. Pap. 64, 2508\u20132521 (2017)","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"issue":"1","key":"25_CR2","doi-asserted-by":"publisher","first-page":"133","DOI":"10.1109\/TCSI.2016.2606353","volume":"64","author":"Yao Liu","year":"2017","unstructured":"Liu, Y., Cheung, R.C., Wong, H.: A bias-bounded digital true random number generator architecture. IEEE Trans. Circ. Syst.-I: Reg. Pap. 64(1), 133\u2013144 (2017)","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"issue":"10","key":"25_CR3","doi-asserted-by":"publisher","first-page":"1217","DOI":"10.1109\/TC.2006.164","volume":"55","author":"J.D.J. Golic","year":"2006","unstructured":"Golic, J.D.: New methods for digital generation and post processing of random data. IEEE Trans. Comput. 55(10) (2006)","journal-title":"IEEE Transactions on Computers"},{"key":"25_CR4","unstructured":"Tanner, A., Tan, J., Holmes, S.: Automatically Generated VLSI Memory. University of Utah CS\/EE 6710 Digital VLSI Design, Fall 2003, December 2003"},{"key":"25_CR5","doi-asserted-by":"crossref","unstructured":"Rahimi, A., Benatti, S., Kanerva, P., Benini, L., Rabaey, J.M.: Hyperdimensional biosignal processing: a case study for EMG-based hand gesture recognition. In: IEEE Conference on Electromagnetic Field Computation (CEFC), November 2016","DOI":"10.1109\/ICRC.2016.7738683"},{"key":"25_CR6","doi-asserted-by":"crossref","unstructured":"Kanerva, P.: Computing with 10,000-bit words. In: Fifty-second Annual Allerton Conference Allerton House, UIUC, Illinois, USA, October 2014","DOI":"10.1109\/ALLERTON.2014.7028470"},{"key":"25_CR7","doi-asserted-by":"crossref","unstructured":"Li, H., Wu, T.F., Rahimi, A., Li, K.-S.: Hyperdimensional computing with 3D VRRAM in-memory kernels: device-architecture co-design for energy-efficient, error-resilient language recognition. In: IEDM 2016, p. 412 (2016)","DOI":"10.1109\/IEDM.2016.7838428"},{"issue":"6","key":"25_CR8","doi-asserted-by":"publisher","first-page":"608","DOI":"10.1109\/TCSII.2016.2530800","volume":"63","author":"Dongsheng Liu","year":"2016","unstructured":"Liu, D., Liu, Z., Li, L., Zou, X.: A low-cost low-power ring oscillator-based truly random number generator for encryption on smart cards. IEEE Trans. Circ. Syst.-II: Express Briefs 63(6), 608\u2013612 (2016)","journal-title":"IEEE Transactions on Circuits and Systems II: Express Briefs"},{"key":"25_CR9","unstructured":"Auer, D., Buer, M.: A design flow for embedding the ARM processor in an ASIC. In: Proceedings of Eighth International Application Specific Integrated Circuits Conference (1995)"},{"key":"25_CR10","doi-asserted-by":"crossref","unstructured":"Ichihashi, M., Woo, Y., Parihar, S.: SRAM cell performance analysis beyond 10-nm FinFET technology. In: International Symposium on VLSI Technology, Systems and Application (VLSI-TSA) (2016)","DOI":"10.1109\/VLSI-TSA.2016.7480512"},{"key":"25_CR11","doi-asserted-by":"crossref","unstructured":"de Carvalho Ferreira, L.H., Cleber Pimenta, T.: A CMOS voltage reference based on threshold voltage for ultra low-voltage and ultra low-power. In: International Conference on Microelectronics (2005)","DOI":"10.1145\/1150343.1150368"},{"key":"25_CR12","doi-asserted-by":"crossref","unstructured":"Warrier, S.R., Murugan, S: Implementing a neural processor for accelerating deep learning. In: 9th International Conference on Computing, Communication and Networking Technologies (ICCCNT) (2018)","DOI":"10.1109\/ICCCNT.2018.8494067"}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-32-9767-8_25","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,9,25]],"date-time":"2022-09-25T20:58:40Z","timestamp":1664139520000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-32-9767-8_25"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"ISBN":["9789813297661","9789813297678"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/978-981-32-9767-8_25","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"value":"1865-0929","type":"print"},{"value":"1865-0937","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019]]},"assertion":[{"value":"18 August 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VDAT","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on VLSI Design and Test","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Indore","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"India","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2019","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"4 July 2019","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"6 July 2019","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"23","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vdat2019a","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/vdat2019.iiti.ac.in\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Single-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Easychair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"199","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"63","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"32% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"-","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"No","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}