{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:51:11Z","timestamp":1761648671368,"version":"3.40.3"},"publisher-location":"Singapore","reference-count":22,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789813297661"},{"type":"electronic","value":"9789813297678"}],"license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-981-32-9767-8_27","type":"book-chapter","created":{"date-parts":[[2019,8,17]],"date-time":"2019-08-17T02:02:54Z","timestamp":1566007374000},"page":"308-320","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["2L-2D Routing for Buffered Mesh Network-on-Chip"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5376-5718","authenticated-orcid":false,"given":"Rose George","family":"Kunthara","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5897-7146","authenticated-orcid":false,"given":"K.","family":"Neethu","sequence":"additional","affiliation":[]},{"given":"Rekha K.","family":"James","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2716-270X","authenticated-orcid":false,"given":"Simi Zerine","family":"Sleeba","sequence":"additional","affiliation":[]},{"given":"Tripti S.","family":"Warrier","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2558-0991","authenticated-orcid":false,"given":"John","family":"Jose","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,8,18]]},"reference":[{"key":"27_CR1","unstructured":"Dally, W., et al.: Principles and Practices of Interconnection Networks. Morgan Kaufmann, Burlington (2004)"},{"key":"27_CR2","doi-asserted-by":"publisher","unstructured":"Dally, W.: Route packets, not wires: on-Chip interconnection networks. In: Design Automation Conference (DAC-2001), pp. 684\u2013689. ACM Press, New York, June 2001. \n                    https:\/\/doi.org\/10.1109\/DAC.2001.156225","DOI":"10.1109\/DAC.2001.156225"},{"issue":"2","key":"27_CR3","doi-asserted-by":"publisher","first-page":"194","DOI":"10.1109\/71.127260","volume":"3","author":"W Dally","year":"1992","unstructured":"Dally, W.: Virtual-channel flow control. IEEE Trans. Parallel Distrib. Syst. 3(2), 194\u2013205 (1992). \n                    https:\/\/doi.org\/10.1109\/71.127260","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"issue":"4.5","key":"27_CR4","doi-asserted-by":"publisher","first-page":"491","DOI":"10.1147\/rd.504.0491","volume":"50","author":"A. W. Topol","year":"2006","unstructured":"Topol, A.W., et al.: Three-dimensional integrated circuits. IBM J. Res. Dev. 50(4\/5) (2006). \n                    https:\/\/doi.org\/10.1147\/rd.504.0491","journal-title":"IBM Journal of Research and Development"},{"issue":"6","key":"27_CR5","doi-asserted-by":"publisher","first-page":"498","DOI":"10.1109\/MDT.2005.136","volume":"22","author":"WR Davis","year":"2005","unstructured":"Davis, W.R., et al.: Demystifying 3D ICS: the pros and cons of going vertical. IEEE Des. Test Comput. 22(6), 498\u2013510 (2005). \n                    https:\/\/doi.org\/10.1109\/MDT.2005.136","journal-title":"IEEE Des. Test Comput."},{"key":"27_CR6","doi-asserted-by":"publisher","unstructured":"Li, F., et al.: Design and management of 3D chip multiprocessors using network-in-memory. In: Proceedings of International Symposium Computer Architecture, pp. 130\u2013141 (2006). \n                    https:\/\/doi.org\/10.1109\/ISCA.2006.18","DOI":"10.1109\/ISCA.2006.18"},{"issue":"10","key":"27_CR7","doi-asserted-by":"publisher","first-page":"1081","DOI":"10.1109\/TVLSI.2007.893649","volume":"15","author":"Vasilis F. Pavlidis","year":"2007","unstructured":"Pavlidis, V.F., et al.: 3-D topologies for networks-on-chip. IEEE Trans. Very Large Scale Integr. (VLSI 2007), 1081\u20131090 (2007). \n                    https:\/\/doi.org\/10.1109\/TVLSI.2007.893649","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"issue":"2","key":"27_CR8","doi-asserted-by":"publisher","first-page":"138","DOI":"10.1145\/1273440.1250680","volume":"35","author":"Jongman Kim","year":"2007","unstructured":"Kim, J., et al.: A novel dimensionally-decomposed router for on-chip communication in 3D architectures. In: Proceedings of International Symposium on Computer Architecture, pp. 138\u2013149 (2007). \n                    https:\/\/doi.org\/10.1145\/1273440.1250680","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"27_CR9","doi-asserted-by":"publisher","unstructured":"Park, D., et al.: MIRA: a multi-layered on-chip interconnect router architecture. In: Proceedings of International Symposium on Computer Architecture, pp. 251\u2013261 (2008). \n                    https:\/\/doi.org\/10.1109\/ISCA.2008.13","DOI":"10.1109\/ISCA.2008.13"},{"issue":"1","key":"27_CR10","doi-asserted-by":"publisher","first-page":"32","DOI":"10.1109\/TC.2008.142","volume":"58","author":"Brett Stanley Feero","year":"2009","unstructured":"Feero, B.S., et al.: Networks-on-chip in a three-dimensional environment: a performance evaluation. IEEE Trans. Comput. 32\u201345 (2009). \n                    https:\/\/doi.org\/10.1109\/TC.2008.142","journal-title":"IEEE Transactions on Computers"},{"key":"27_CR11","doi-asserted-by":"publisher","unstructured":"Manna, K., et al.: Thermal-aware design and test techniques for two- and three-dimensional networks-on-chip. In: 2016 ISVLSI, pp. 583\u2013586 (2016). \n                    https:\/\/doi.org\/10.1109\/ISVLSI.2016.76","DOI":"10.1109\/ISVLSI.2016.76"},{"key":"27_CR12","doi-asserted-by":"publisher","unstructured":"Xu, T., et al.: A study of through silicon via impact to 3D network-on-chip design. In: Proceedings of Conference on Electronics Information Engineering, pp. 333\u2013337 (2010). \n                    https:\/\/doi.org\/10.1109\/ICEIE.2010.5559865","DOI":"10.1109\/ICEIE.2010.5559865"},{"issue":"3","key":"27_CR13","doi-asserted-by":"publisher","first-page":"493","DOI":"10.1109\/TVLSI.2014.2311835","volume":"23","author":"Y Wang","year":"2015","unstructured":"Wang, Y., et al.: Economizing TSV resources in 3D network-on-chip design. IEEE Trans. Very Large Scale Integr. Syst. 23(3), 493\u2013506 (2015). \n                    https:\/\/doi.org\/10.1109\/TVLSI.2014.2311835","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"issue":"9","key":"27_CR14","doi-asserted-by":"publisher","first-page":"1853","DOI":"10.1109\/TCAD.2017.2768415","volume":"37","author":"A More","year":"2018","unstructured":"More, A., et al.: Vertical arbitration-free 3-D NoCs. IEEE Trans. Comput.-Aided Des. Integr. Circ. Syst. 37(9), 1853\u20131866 (2018). \n                    https:\/\/doi.org\/10.1109\/TCAD.2017.2768415","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circ. Syst."},{"issue":"6","key":"27_CR15","doi-asserted-by":"publisher","first-page":"1756","DOI":"10.1109\/TPDS.2015.2457444","volume":"27","author":"MO Agyeman","year":"2016","unstructured":"Agyeman, M.O., et al.: Performance and energy aware inhomogeneous 3D networks-on-chip architecture generation. IEEE Trans. Parallel Distrib. Syst. 27(6), 1756\u20131769 (2016). \n                    https:\/\/doi.org\/10.1109\/TPDS.2015.2457444","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"issue":"5","key":"27_CR16","doi-asserted-by":"publisher","first-page":"51","DOI":"10.1109\/MM.2007.4378783","volume":"27","author":"Y Hoskote","year":"2007","unstructured":"Hoskote, Y., et al.: A 5-GHz mesh interconnect for a teraflops processor. IEEE Micro 27(5), 51\u201361 (2007). \n                    https:\/\/doi.org\/10.1109\/MM.2007.4378783","journal-title":"IEEE Micro"},{"key":"27_CR17","doi-asserted-by":"publisher","unstructured":"Taylor, M.B., et al.: Evaluation of the raw microprocessor: an exposed wire-delay architecture for ILP and streams. In: ISCA 2004. \n                    https:\/\/doi.org\/10.1109\/ISCA.2004.1310759","DOI":"10.1109\/ISCA.2004.1310759"},{"key":"27_CR18","doi-asserted-by":"publisher","unstructured":"Jiang, N., et al.: A detailed and flexible cycle-accurate network-on-chip simulator. In: IEEE International Symposium on Performance Analysis of Systems and Software (2013). \n                    https:\/\/doi.org\/10.1109\/ISPASS.2013.6557149","DOI":"10.1109\/ISPASS.2013.6557149"},{"key":"27_CR19","unstructured":"SPEC2006 CPU benchmark suite. \n                    http:\/\/www.spec.org"},{"key":"27_CR20","doi-asserted-by":"crossref","unstructured":"Bienia, C., et al.: The PARSEC benchmark suite: characterization and architectural implications. In: PACT, pp. 72\u201381 (2008)","DOI":"10.1145\/1454115.1454128"},{"key":"27_CR21","doi-asserted-by":"publisher","unstructured":"Ubal, R., et al.: Multi2sim: a simulation framework to evaluate multicore-multithreaded processors. In: SBAC-PAD, pp. 62\u201368 (2007). \n                    https:\/\/doi.org\/10.1109\/SBAC-PAD.2007.17","DOI":"10.1109\/SBAC-PAD.2007.17"},{"key":"27_CR22","doi-asserted-by":"publisher","unstructured":"Kahng, A.B., et al.: ORION 2.0: a fast and accurate NoC power and area model for early-stage design space exploration. In: Design, Automation Test in Europe (DATE), pp. 423\u2013428 (2009). \n                    https:\/\/doi.org\/10.1109\/DATE.2009.5090700","DOI":"10.1109\/DATE.2009.5090700"}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-32-9767-8_27","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,12]],"date-time":"2019-09-12T02:05:48Z","timestamp":1568253948000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-32-9767-8_27"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"ISBN":["9789813297661","9789813297678"],"references-count":22,"URL":"https:\/\/doi.org\/10.1007\/978-981-32-9767-8_27","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2019]]},"assertion":[{"value":"18 August 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VDAT","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on VLSI Design and Test","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Indore","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"India","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2019","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"4 July 2019","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"6 July 2019","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"23","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vdat2019a","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/vdat2019.iiti.ac.in\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Single-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Easychair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"199","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"63","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"32% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"-","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"No","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}