{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T21:02:21Z","timestamp":1742936541351,"version":"3.40.3"},"publisher-location":"Singapore","reference-count":14,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789813297661"},{"type":"electronic","value":"9789813297678"}],"license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-981-32-9767-8_30","type":"book-chapter","created":{"date-parts":[[2019,8,17]],"date-time":"2019-08-17T02:02:54Z","timestamp":1566007374000},"page":"345-356","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Efficient Closely-Coupled Integration of AES Coprocessor with LEON3 Processor"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7794-8025","authenticated-orcid":false,"given":"Rajul","family":"Bansal","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4681-1998","authenticated-orcid":false,"given":"Abhijit","family":"Karmakar","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,8,18]]},"reference":[{"key":"30_CR1","doi-asserted-by":"crossref","unstructured":"Feng, B., Haiwen, H., Qi, D.Y.: Parallel and multiplex architecture of AES-CCM coprocessor implementation for IEEE 802.15.4. In: 2013 Fourth International Conference on Emerging Intelligent Data and Web Technologies, Xian, China (2013)","DOI":"10.1109\/EIDWT.2013.31"},{"key":"30_CR2","doi-asserted-by":"crossref","unstructured":"Abdelmoghni, T., Mohamed, O.Z., Billel, B., Mohamed, M., Sidahmed, L.: Implementation of AES coprocessor for wireless sensor networks. In: 2018 International Conference on Applied Smart Systems (ICASS), Medea, Algeria (2018)","DOI":"10.1109\/ICASS.2018.8652006"},{"key":"30_CR3","unstructured":"AMBA AXI Protocol Specification ARM Limited. \n                    http:\/\/infocenter.arm.com\/help\/index.jsp?topic=\/com.arm.doc.ihi0022b\/index.html\n                    \n                  . Accessed 01 Dec 2018"},{"key":"30_CR4","doi-asserted-by":"crossref","unstructured":"Wang, W., Han, J., Xie, Z., Huang, S., Zeng, X.: Cryptographic coprocessor design for IoT sensor nodes. In: 2016 International SoC Design Conference (ISOCC), Jeju, South Korea (2016)","DOI":"10.1109\/ISOCC.2016.7799761"},{"key":"30_CR5","doi-asserted-by":"crossref","unstructured":"Irwansyah, A., Nambiar, V.P., Khalil-Hani, M.: An AES tightly coupled hardware accelerator in an FPGA-based embedded processor core. In: International Conference on Computer Engineering and Technology, Singapore (2009)","DOI":"10.1109\/ICCET.2009.248"},{"key":"30_CR6","doi-asserted-by":"crossref","unstructured":"Ramdani, A.Z., Rois, M., Adiono, T.: A real time AMBA based audio coprocessor for System-on-Chip. In: International Conference on Electrical Engineering and Computer Science (ICEECS), Kuta, Indonesia (2014)","DOI":"10.1109\/ICEECS.2014.7045227"},{"key":"30_CR7","doi-asserted-by":"crossref","unstructured":"Zhang, W., Yuan, Y., Liu, Y., Zhang, Y., Jiang, X.: A security coprocessor embedded system-on-chip architecture for smart metering, control and communication in power grid. In: IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT), Guilin, China (2015)","DOI":"10.1109\/ICSICT.2014.7021162"},{"key":"30_CR8","unstructured":"LEON3 Processor, Gaisler Research. \n                    https:\/\/www.gaisler.com\/index.php\/products\/processors\/leon3\n                    \n                  . Accessed 01 Dec 2018"},{"key":"30_CR9","unstructured":"Homer, H.: AES: Overview, OpenCores. \n                    https:\/\/opencores.org\/projects\/tiny_aes\n                    \n                  . Accessed 01 Dec 2018"},{"key":"30_CR10","series-title":"Communications in Computer and Information Science","doi-asserted-by":"publisher","first-page":"731","DOI":"10.1007\/978-981-10-7470-7_68","volume-title":"VLSI Design and Test","author":"R Bansal","year":"2017","unstructured":"Bansal, R., Jatav, M.K., Karmakar, A.: A lifting instruction for performing DWT in LEON3 processor based System-on-Chip. In: Kaushik, B.K., Dasgupta, S., Singh, V. (eds.) VDAT 2017. CCIS, vol. 711, pp. 731\u2013736. Springer, Singapore (2017). \n                    https:\/\/doi.org\/10.1007\/978-981-10-7470-7_68"},{"key":"30_CR11","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"450","DOI":"10.1007\/978-3-540-74735-2_31","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2007","author":"A Bogdanov","year":"2007","unstructured":"Bogdanov, A., et al.: PRESENT: an ultra-lightweight block cipher. In: Paillier, P., Verbauwhede, I. (eds.) CHES 2007. LNCS, vol. 4727, pp. 450\u2013466. Springer, Heidelberg (2007). \n                    https:\/\/doi.org\/10.1007\/978-3-540-74735-2_31"},{"key":"30_CR12","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"289","DOI":"10.1007\/978-3-642-04138-9_21","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2009","author":"X Guo","year":"2009","unstructured":"Guo, X., Fan, J., Schaumont, P., Verbauwhede, I.: Programmable and parallel ECC coprocessor architecture: tradeoffs between area, speed and security. In: Clavier, C., Gaj, K. (eds.) CHES 2009. LNCS, vol. 5747, pp. 289\u2013303. Springer, Heidelberg (2009). \n                    https:\/\/doi.org\/10.1007\/978-3-642-04138-9_21"},{"key":"30_CR13","unstructured":"TSIM2 ERC32\/LEON Simulator, Gaisler Research. \n                    https:\/\/www.gaisler.com\/index.php\/products\/simulators\/tsim\n                    \n                  . Accessed 01 Dec 2018"},{"key":"30_CR14","doi-asserted-by":"publisher","first-page":"56","DOI":"10.1016\/j.micpro.2017.04.006","volume":"51","author":"R Bansal","year":"2017","unstructured":"Bansal, R., Karmakar, A.: Efficient integration of coprocessor in LEON3 processor pipeline for System-on-Chip design. Microprocess. Microsyst. 51, 56\u201375 (2017)","journal-title":"Microprocess. Microsyst."}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-32-9767-8_30","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,12]],"date-time":"2019-09-12T02:06:12Z","timestamp":1568253972000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-32-9767-8_30"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"ISBN":["9789813297661","9789813297678"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/978-981-32-9767-8_30","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2019]]},"assertion":[{"value":"18 August 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VDAT","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on VLSI Design and Test","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Indore","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"India","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2019","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"4 July 2019","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"6 July 2019","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"23","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vdat2019a","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/vdat2019.iiti.ac.in\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Single-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Easychair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"199","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"63","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"32% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"-","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"No","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}