{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T07:32:01Z","timestamp":1742974321922,"version":"3.40.3"},"publisher-location":"Singapore","reference-count":15,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789813297661"},{"type":"electronic","value":"9789813297678"}],"license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-981-32-9767-8_37","type":"book-chapter","created":{"date-parts":[[2019,8,17]],"date-time":"2019-08-17T02:02:54Z","timestamp":1566007374000},"page":"442-454","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Multi-application Based Fault-Tolerant Network-on-Chip Design for Mesh Topology Using Reconfigurable Architecture"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5663-8407","authenticated-orcid":false,"given":"P.","family":"Veda Bhanu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pranav V.","family":"Kulkarni","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sai Pranavi","family":"Avadhanam","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Soumya","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Linga Reddy","family":"Cenkeramaddi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2019,8,18]]},"reference":[{"doi-asserted-by":"crossref","unstructured":"Multi-application network-on-chip design using global mapping and local reconfiguration. ACM Trans. Reconfigurable Technol. Syst. 7(2), 7:1\u20137:24 (2014)","key":"37_CR1","DOI":"10.1145\/2556944"},{"issue":"1","key":"37_CR2","doi-asserted-by":"publisher","first-page":"70","DOI":"10.1109\/2.976921","volume":"35","author":"L Benini","year":"2002","unstructured":"Benini, L., Micheli, G.D.: Networks on chips: a new SoC paradigm. Computer 35(1), 70\u201378 (2002)","journal-title":"Computer"},{"issue":"4","key":"37_CR3","doi-asserted-by":"publisher","first-page":"14","DOI":"10.1109\/MM.2003.1225959","volume":"23","author":"C Constantinescu","year":"2003","unstructured":"Constantinescu, C.: Trends and challenges in VLSI circuit reliability. IEEE Micro 23(4), 14\u201319 (2003)","journal-title":"IEEE Micro"},{"doi-asserted-by":"crossref","unstructured":"Dally, W.J., Towles, B.: Route packets, not wires: on-chip inteconnection networks. In: Proceedings of the 38th Annual Design Automation Conference, DAC 2001. pp. 684\u2013689. ACM, New York (2001)","key":"37_CR4","DOI":"10.1145\/378239.379048"},{"doi-asserted-by":"crossref","unstructured":"Dick, R.P., Rhodes, D.L., Wolf, W.: TGFF: task graphs for free. In: Proceedings of the Sixth International Workshop on Hardware\/Software Codesign, (CODES\/CASHE 1998), pp. 97\u2013101, March 1998","key":"37_CR5","DOI":"10.1145\/278241.278309"},{"doi-asserted-by":"crossref","unstructured":"Islam, A.: Technology scaling and its side effects. In: 2015 19th International Symposium on VLSI Design and Test, p. 1, June 2015","key":"37_CR6","DOI":"10.1109\/ISVDAT.2015.7208164"},{"unstructured":"Kennedy, J., Eberhart, R.: Particle swarm optimization. In: IEEE International Conference on Neural Networks, Proceedings, vol. 4, pp. 1942\u20131948, November 1995","key":"37_CR7"},{"issue":"11","key":"37_CR8","doi-asserted-by":"publisher","first-page":"2010","DOI":"10.1109\/TVLSI.2010.2066586","volume":"19","author":"M Modarressi","year":"2011","unstructured":"Modarressi, M., Tavakkol, A., Sarbazi-Azad, H.: Application-aware topology reconfiguration for on-chip networks. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 19(11), 2010\u20132022 (2011)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"7","key":"37_CR9","doi-asserted-by":"publisher","first-page":"2241","DOI":"10.1109\/TC.2015.2479586","volume":"65","author":"R Parikh","year":"2016","unstructured":"Parikh, R., Bertacco, V.: Resource conscious diagnosis and reconfiguration for noc permanent faults. IEEE Trans. Comput. 65(7), 2241\u20132256 (2016)","journal-title":"IEEE Trans. Comput."},{"unstructured":"Pasricha, S., Dutt, N., Ben-Romdhane, M.: Using TLM for exploring bus-based SoC communication architectures. In: 2005 IEEE International Conference on Application-Specific Systems, Architecture Processors (ASAP 2005), pp. 79\u201385, July 2005","key":"37_CR10"},{"key":"37_CR11","series-title":"IFIP Advances in Information and Communication Technology","doi-asserted-by":"publisher","first-page":"232","DOI":"10.1007\/978-3-642-12267-5_13","volume-title":"VLSI-SoC: Design Methodologies for SoC and SiP","author":"V Rana","year":"2010","unstructured":"Rana, V., Atienza, D., Santambrogio, M.D., Sciuto, D., De Micheli, G.: A reconfigurable network-on-chip architecture for optimal multi-processor SoC communication. In: Piguet, C., Reis, R., Soudris, D. (eds.) VLSI-SoC 2008. IAICT, vol. 313, pp. 232\u2013250. Springer, Heidelberg (2010). \n                    https:\/\/doi.org\/10.1007\/978-3-642-12267-5_13"},{"issue":"1","key":"37_CR12","doi-asserted-by":"publisher","first-page":"60","DOI":"10.1016\/j.sysarc.2012.10.004","volume":"59","author":"PK Sahu","year":"2013","unstructured":"Sahu, P.K., Chattopadhyay, S.: A survey on application mapping strategies for network-on-chip design. J. Syst. Archit. 59(1), 60\u201376 (2013)","journal-title":"J. Syst. Archit."},{"doi-asserted-by":"crossref","unstructured":"Stensgaard, M.B., Spars\u00f8 J.: Renoc: a network-on-chip architecture with reconfigurable topology. In: Second ACM\/IEEE International Symposium on Networks-on-Chip (nocs 2008), pp. 55\u201364, April 2008","key":"37_CR13","DOI":"10.1109\/NOCS.2008.4492725"},{"doi-asserted-by":"crossref","unstructured":"Trivino, F., Alfaro, F.J., S\u00e1nchez, J.L., Flich, J.: Noc reconfiguration for CMP virtualization. In: 2011 IEEE 10th International Symposium on Network Computing and Applications, pp. 219\u2013222, August 2011","key":"37_CR14","DOI":"10.1109\/NCA.2011.37"},{"doi-asserted-by":"crossref","unstructured":"Wang, J., Ebrahimi, M., Huang, L., Jantsch, A., Li, G.: Design of fault-tolerant and reliable networks-on-chip. In: 2015 IEEE Computer Society Annual Symposium on VLSI, pp. 545\u2013550, July 2015","key":"37_CR15","DOI":"10.1109\/ISVLSI.2015.33"}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-32-9767-8_37","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,12]],"date-time":"2019-09-12T02:06:40Z","timestamp":1568254000000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-32-9767-8_37"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"ISBN":["9789813297661","9789813297678"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/978-981-32-9767-8_37","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2019]]},"assertion":[{"value":"18 August 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VDAT","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on VLSI Design and Test","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Indore","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"India","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2019","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"4 July 2019","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"6 July 2019","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"23","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vdat2019a","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/vdat2019.iiti.ac.in\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Single-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Easychair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"199","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"63","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"32% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"-","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"No","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}