{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,31]],"date-time":"2025-10-31T07:51:38Z","timestamp":1761897098158,"version":"3.40.3"},"publisher-location":"Singapore","reference-count":17,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789813297661"},{"type":"electronic","value":"9789813297678"}],"license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-981-32-9767-8_38","type":"book-chapter","created":{"date-parts":[[2019,8,17]],"date-time":"2019-08-17T02:02:54Z","timestamp":1566007374000},"page":"455-467","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":5,"title":["A Realistic Configurable Level Triggered Flip-Flop in Quantum-Dot Cellular Automata"],"prefix":"10.1007","author":[{"given":"Mrinal","family":"Goswami","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mayukh Roy","family":"Choudhury","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bibhash","family":"Sen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2019,8,18]]},"reference":[{"issue":"7","key":"38_CR1","doi-asserted-by":"publisher","first-page":"619","DOI":"10.1016\/j.mejo.2004.12.002","volume":"36","author":"G Bernstein","year":"2005","unstructured":"Bernstein, G., et al.: Magnetic QCA systems. Microelectron. J. 36(7), 619\u2013624 (2005). \n                    https:\/\/doi.org\/10.1016\/j.mejo.2004.12.002\n                    \n                  . European Micro and Nano Systems","journal-title":"Microelectron. J."},{"issue":"3","key":"38_CR2","doi-asserted-by":"publisher","first-page":"513","DOI":"10.1109\/TCAD.2015.2471996","volume":"35","author":"CAT Campos","year":"2016","unstructured":"Campos, C.A.T., Marciano, A.L., Neto, O.P.V., Torres, F.S.: Use: a universal, scalable, and efficient clocking scheme for QCA. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 35(3), 513\u2013517 (2016). \n                    https:\/\/doi.org\/10.1109\/TCAD.2015.2471996","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"issue":"11","key":"38_CR3","doi-asserted-by":"publisher","first-page":"1978","DOI":"10.1109\/TCAD.2007.906467","volume":"26","author":"A Chaudhary","year":"2007","unstructured":"Chaudhary, A., Chen, D.Z., Hu, X.S., Niemier, M.T., Ravichandran, R., Whitton, K.: Fabricatable interconnect and molecular QCA circuits. Trans Comp-Aided Des. Integr Circuits Syst. 26(11), 1978\u20131991 (2007). \n                    https:\/\/doi.org\/10.1109\/TCAD.2007.906467","journal-title":"Trans Comp-Aided Des. Integr Circuits Syst."},{"issue":"06","key":"38_CR4","doi-asserted-by":"publisher","first-page":"1450089","DOI":"10.1142\/S0218126614500893","volume":"23","author":"B Ghosh","year":"2014","unstructured":"Ghosh, B., Chandra, J.S., Salimath, A.K.: Design of a multi-layered QCA configurable logic block for FPGAs. J. Circuits Syst. Comput. 23(06), 1450089 (2014)","journal-title":"J. Circuits Syst. Comput."},{"key":"38_CR5","doi-asserted-by":"publisher","unstructured":"Kianpour, M., Sabbaghi-Nadooshan, R.: A conventional design for CLB implementation of a FPGA in quantum-dot cellular automata (QCA). In: 2012 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH). pp. 36\u201342, July 2012. \n                    https:\/\/doi.org\/10.1145\/2765491.2765499","DOI":"10.1145\/2765491.2765499"},{"issue":"1","key":"38_CR6","doi-asserted-by":"publisher","first-page":"49","DOI":"10.1088\/0957-4484\/4\/1\/004","volume":"4","author":"CS Lent","year":"1993","unstructured":"Lent, C.S., Tougaw, P.D., Porod, W., Bernstein, G.H.: Quantum cellular automata. Nanotechnology 4(1), 49 (1993)","journal-title":"Nanotechnology"},{"key":"38_CR7","unstructured":"Lim, L.A., Ghazali, A., Yan, S.C.T., Fat, C.C.: Sequential circuit design using quantum-dot cellular automata (QCA). In: 2012 IEEE International Conference on Circuits and Systems (ICCAS), pp. 162\u2013167, October 2012"},{"issue":"12","key":"38_CR8","doi-asserted-by":"publisher","first-page":"1881","DOI":"10.1109\/TCAD.2005.852667","volume":"24","author":"M Momenzadeh","year":"2005","unstructured":"Momenzadeh, M., Huang, J., Tahoori, M.B., Lombardi, F.: Characterization, test, and logic synthesis of and-or-inverter (AOI) gate design for QCA implementation. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 24(12), 1881\u20131893 (2005)","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"38_CR9","first-page":"1817","volume":"7","author":"H Motameni","year":"2011","unstructured":"Motameni, H., Montazeri, B.: Reconfigurable logic based on quantum-dot cellular automata. J. Appl. Sci. Res. 7, 1817\u20131823 (2011)","journal-title":"J. Appl. Sci. Res."},{"issue":"3","key":"38_CR10","doi-asserted-by":"publisher","first-page":"399","DOI":"10.1166\/jctn.2015.3743","volume":"12","author":"K Navi","year":"2015","unstructured":"Navi, K., Mohammadi, H., Angizi, S.: A novel quantum-dot cellular automata reconfigurable majority gate with 5 and 7 inputs support. J. Comput. Theor. Nanosci. 12(3), 399\u2013406 (2015)","journal-title":"J. Comput. Theor. Nanosci."},{"issue":"5","key":"38_CR11","doi-asserted-by":"publisher","first-page":"1137","DOI":"10.1166\/jctn.2013.2819","volume":"10","author":"K Navi","year":"2013","unstructured":"Navi, K., Roohi, A., Sayedsalehi, S.: Designing reconfigurable quantum-dot cellular automata logic circuits. J. Comput. Theor. Nanosci. 10(5), 1137\u20131146 (2013)","journal-title":"J. Comput. Theor. Nanosci."},{"key":"38_CR12","doi-asserted-by":"publisher","unstructured":"Pandiammal, K., Meganathan, D.: Design of 8 bit reconfigurable ALU using quantum dot cellular automata. In: 2018 IEEE 13th Nanotechnology Materials and Devices Conference (NMDC), pp. 1\u20134, October 2018. \n                    https:\/\/doi.org\/10.1109\/NMDC.2018.8605892","DOI":"10.1109\/NMDC.2018.8605892"},{"issue":"2","key":"38_CR13","doi-asserted-by":"publisher","first-page":"380","DOI":"10.1166\/jctn.2013.2708","volume":"10","author":"A Roohi","year":"2013","unstructured":"Roohi, A., Sayedsalehi, S., Khademolhosseini, H., Navi, K.: Design and evaluation of a reconfigurable fault tolerant quantum-dot cellular automata gate. J. Comput. Theor. Nanosci. 10(2), 380\u2013388 (2013)","journal-title":"J. Comput. Theor. Nanosci."},{"key":"38_CR14","unstructured":"Shin, S.H., Jeon, J.C., Yoo, K.Y.: Wire-crossing technique on quantum-dot cellular automata. In: 2nd International Conference on Next Generation Computer and Information Technology, vol. 27, pp. 52\u201357 (2013)"},{"key":"38_CR15","doi-asserted-by":"publisher","unstructured":"Venkataramani, P., Srivastava, S., Bhanja, S.: Sequential circuit design in quantum-dot cellular automata. In: 2008 8th IEEE Conference on Nanotechnology, pp. 534\u2013537, August 2008. \n                    https:\/\/doi.org\/10.1109\/NANO.2008.159","DOI":"10.1109\/NANO.2008.159"},{"key":"38_CR16","unstructured":"Vetteth, A., Walus, K., Dimitrov, V., Jullien, G.: Quantum-dot cellular automata of flip-flops. In: ATIPS Laboratory 2500 University Drive, NW, Calgary, Alberta, Canada T2N 1N4 (2003)"},{"issue":"1","key":"38_CR17","doi-asserted-by":"publisher","first-page":"56","DOI":"10.1016\/j.mejo.2009.12.008","volume":"41","author":"X Yang","year":"2010","unstructured":"Yang, X., Cai, L., Zhao, X., Zhang, N.: Design and simulation of sequential circuits in quantum-dot cellular automata: falling edge-triggered flip-flop and counter study. Microelectron. J. 41(1), 56\u201363 (2010). \n                    https:\/\/doi.org\/10.1016\/j.mejo.2009.12.008","journal-title":"Microelectron. J."}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-32-9767-8_38","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,12]],"date-time":"2019-09-12T02:06:44Z","timestamp":1568254004000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-32-9767-8_38"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"ISBN":["9789813297661","9789813297678"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/978-981-32-9767-8_38","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2019]]},"assertion":[{"value":"18 August 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VDAT","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on VLSI Design and Test","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Indore","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"India","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2019","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"4 July 2019","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"6 July 2019","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"23","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vdat2019a","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/vdat2019.iiti.ac.in\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Single-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Easychair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"199","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"63","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"32% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"-","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"No","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}