{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T14:49:34Z","timestamp":1742914174800,"version":"3.40.3"},"publisher-location":"Singapore","reference-count":16,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789813297661"},{"type":"electronic","value":"9789813297678"}],"license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-981-32-9767-8_39","type":"book-chapter","created":{"date-parts":[[2019,8,17]],"date-time":"2019-08-17T02:02:54Z","timestamp":1566007374000},"page":"468-481","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["User Guided Register Manipulation in Digital Circuits"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8466-5397","authenticated-orcid":false,"given":"Priyanka","family":"Panigrahi","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0713-5779","authenticated-orcid":false,"given":"Rajesh Kumar","family":"Jha","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3835-4184","authenticated-orcid":false,"given":"Chandan","family":"Karfa","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,8,18]]},"reference":[{"key":"39_CR1","doi-asserted-by":"publisher","unstructured":"Karfa, C.: Automatic register balancing in model-based high-level synthesis. In: 6th Asia Symposium on Quality Electronic Design, Kula Lumpur, pp. 43\u201349 (2015). \n                    https:\/\/doi.org\/10.1109\/ACQED.2015.7274005","DOI":"10.1109\/ACQED.2015.7274005"},{"issue":"1","key":"39_CR2","doi-asserted-by":"publisher","first-page":"74","DOI":"10.1109\/43.62793","volume":"10","author":"S Malik","year":"1991","unstructured":"Malik, S., Sentovich, E.M., Brayton, R.K., Sangiovanni-Vincentelli, A.: Retiming and resynthesis: optimizing sequential networks with combinational techniques. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 10(1), 74\u201384 (1991). \n                    https:\/\/doi.org\/10.1109\/43.62793","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"39_CR3","doi-asserted-by":"publisher","unstructured":"Leiserson, C.E., Saxe, J.B.: Optimizing synchronous systems. In: 22nd Annual Symposium on Foundations of Computer Science, Nashville, TN, USA, pp. 23\u201336 (1981). \n                    https:\/\/doi.org\/10.1109\/SFCS.1981.34","DOI":"10.1109\/SFCS.1981.34"},{"issue":"1","key":"39_CR4","doi-asserted-by":"publisher","first-page":"5","DOI":"10.1007\/BF01759032","volume":"6","author":"CE Leiserson","year":"1991","unstructured":"Leiserson, C.E., Saxe, J.B.: Retiming synchronous circuitry. Algorithmica 6(1), 5\u201335 (1991)","journal-title":"Algorithmica"},{"key":"39_CR5","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1016\/S0167-9260(97)00002-3","volume":"22","author":"N Shenoy","year":"1997","unstructured":"Shenoy, N.: Retiming: theory and practice. Integr. VLSI J. 22, 1\u201321 (1997)","journal-title":"Integr. VLSI J."},{"key":"39_CR6","doi-asserted-by":"publisher","unstructured":"Ekpanyapong, M., Waterwait, T., Lim, S.K.: Statistical Bellman-Ford algorithm with an application to retiming. In: Asia and South Pacific Conference on Design Automation, Yokohama, p. 6 (2006). \n                    https:\/\/doi.org\/10.1109\/ASPDAC.2006.1594810","DOI":"10.1109\/ASPDAC.2006.1594810"},{"issue":"8","key":"39_CR7","doi-asserted-by":"publisher","first-page":"2222","DOI":"10.1109\/TPDS.2015.2485994","volume":"27","author":"F Busato","year":"2016","unstructured":"Busato, F., Bombieri, N.: An efficient implementation of the Bellman-Ford algorithm for Kepler GPU architectures. IEEE Trans. Parallel Distrib. Syst. 27(8), 2222\u20132233 (2016). \n                    https:\/\/doi.org\/10.1109\/TPDS.2015.2485994","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"key":"39_CR8","unstructured":"Dongare, A.D., Kharde, R.R., Kachare, A.D.: Introduction to artificial neural network. Int. J. Eng. Innov. Technol. 2(1) (2012)"},{"key":"39_CR9","doi-asserted-by":"crossref","unstructured":"Sinha, B.K., Sinhal, A., Verma, B.: A software measurement using artificial neural network and support vector machine. Int. J. Softw. Eng. Appl. 4(4) (2013)","DOI":"10.5121\/ijsea.2013.4404"},{"key":"39_CR10","first-page":"993","volume":"3","author":"DM Blei","year":"2003","unstructured":"Blei, D.M., Ng, A.Y., Jordan, M.I.: Latent Dirichlet allocation. J. Mach. Learn. Res. 3, 993\u20131022 (2003)","journal-title":"J. Mach. Learn. Res."},{"key":"39_CR11","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"9","DOI":"10.1007\/978-3-642-35289-8_3","volume-title":"Neural Networks: Tricks of the Trade","author":"YA LeCun","year":"2012","unstructured":"LeCun, Y.A., Bottou, L., Orr, G.B., M\u00fcller, K.-R.: Efficient backprop. In: Montavon, G., Orr, G.B., M\u00fcller, K.-R. (eds.) Neural Networks: Tricks of the Trade. LNCS, vol. 7700, pp. 9\u201348. Springer, Heidelberg (2012). \n                    https:\/\/doi.org\/10.1007\/978-3-642-35289-8_3"},{"key":"39_CR12","unstructured":"Pai, S.: An operational performance model of breadth-first search (2017)"},{"key":"39_CR13","unstructured":"ISCAS89 Sequential Benchmark Circuits. \n                    http:\/\/www.pld.ttu.ee\/maksim\/benchmarks\/iscas89\/verilog\n                    \n                  . Accessed 01 Mar 2019"},{"key":"39_CR14","unstructured":"Vivado Design Suite - HLx Editions. \n                    https:\/\/www.xilinx.com\/products\/design-tools\/vivado.html\n                    \n                  . Accessed 01 Mar 2019"},{"key":"39_CR15","volume-title":"VLSI Digital Signal Processing Systems: Design and Implementation","author":"KK Parhi","year":"1999","unstructured":"Parhi, K.K.: VLSI Digital Signal Processing Systems: Design and Implementation. Wiley, Hoboken (1999)"},{"key":"39_CR16","volume-title":"Introduction to Algorithms","author":"TH Cormen","year":"2001","unstructured":"Cormen, T.H., Leiserson, C.E., Rivest, R.L., Stein, C.: Introduction to Algorithms. The MIT Press, Cambridge (2001)"}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-32-9767-8_39","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,12]],"date-time":"2019-09-12T02:06:47Z","timestamp":1568254007000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-32-9767-8_39"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"ISBN":["9789813297661","9789813297678"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/978-981-32-9767-8_39","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2019]]},"assertion":[{"value":"18 August 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VDAT","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on VLSI Design and Test","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Indore","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"India","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2019","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"4 July 2019","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"6 July 2019","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"23","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vdat2019a","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/vdat2019.iiti.ac.in\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Single-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Easychair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"199","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"63","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"32% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"-","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"No","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}