{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T19:58:03Z","timestamp":1742932683712,"version":"3.40.3"},"publisher-location":"Singapore","reference-count":25,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789813297661"},{"type":"electronic","value":"9789813297678"}],"license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-981-32-9767-8_40","type":"book-chapter","created":{"date-parts":[[2019,8,17]],"date-time":"2019-08-17T02:02:54Z","timestamp":1566007374000},"page":"482-495","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["RISC-V Half Precision Floating Point Instruction Set Extensions and Co-processor"],"prefix":"10.1007","author":[{"given":"Aneesh","family":"Raveendran","sequence":"first","affiliation":[]},{"given":"Sandra","family":"Jean","sequence":"additional","affiliation":[]},{"given":"J.","family":"Mervin","sequence":"additional","affiliation":[]},{"given":"D.","family":"Vivian","sequence":"additional","affiliation":[]},{"given":"David","family":"Selvakumar","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,8,18]]},"reference":[{"key":"40_CR1","unstructured":"Waterman, A., Lee, Y., Patterson, D.A., Asanovic, K.: The RISC-V instruction set manual, vol. I: base user-level ISA. V2.2, \u201817"},{"key":"40_CR2","unstructured":"Hinds, C.N.: An enhanced floating point coprocessor for embedded signal processing and graphics applications. In: IEEE ACSS (1999)"},{"key":"40_CR3","doi-asserted-by":"crossref","unstructured":"Palekar, S., et al.: 32-bit RISC processor with floating point unit for DSP applications. In: IEEE IRTEICT (2016)","DOI":"10.1109\/RTEICT.2016.7808202"},{"key":"40_CR4","unstructured":"Lui, Y., Chiang, Y., et al.: Floating point arithmetic protocols for constructing secure data analysis application. In: 17th IEEE KES (2013)"},{"key":"40_CR5","doi-asserted-by":"crossref","unstructured":"Yamada, S., Ina, T., et al.: Quadruple-precision BLAS using Bailey\u2019s arithmetic with FMA instruction: its performance and applications. In: IEEE IPDP Symposium Workshops (2017)","DOI":"10.1109\/IPDPSW.2017.42"},{"key":"40_CR6","doi-asserted-by":"crossref","unstructured":"Roy, A., Grossmann, P.J., et al.: A 1.3\u00b5W, 5pJ\/cycle sub-threshold MSP430 processor in 90\u00a0nm xLP FDSOI for energy-efficient IoT applications. In: 17th IEEE ISQED, Santa Clara, CA (2016)","DOI":"10.1109\/ISQED.2016.7479193"},{"key":"40_CR7","unstructured":"McAuley, T.: Half-Precision Floating Point Addition Unit. \n                    http:\/\/pages.hmc.edu\/harris\/class\/e158\/proj2\/fpadder.pdf"},{"key":"40_CR8","doi-asserted-by":"crossref","unstructured":"Aguilera-Galicia, C.R., et al.: IEEE-754 half-precision floating-point low-latency reciprocal square root IP-core. In: 2018 IEEE 10th Latin-American Conference on Communications (2018)","DOI":"10.1109\/LATINCOM.2018.8613254"},{"key":"40_CR9","unstructured":"Amaricai, A., et al.: FPGA implementations of low precision floating point multiply-accumulate. Int. J. Microelectron. Comput. Sci. 4(4) (2013)"},{"key":"40_CR10","unstructured":"Wang, X.: Variable precision floating-point divide and square root for efficient FPGA implementation of image and signal processing algorithms, Ph.D. thesis, Northeastern University Boston, Massachusetts, December 2007. \n                    http:\/\/www.ece.neu.edu\/groups\/rcl\/theses\/xjwang_phd2007.pdf"},{"key":"40_CR11","unstructured":"IEEE standards Board and ANSI, IEEE Standards for Binary Floating-point Arithmetic, 2008, IEEE Std., 754-2008"},{"key":"40_CR12","unstructured":"Kannan, B.: \u201cThe design of an IC Half Precision Floating Point Arithmetic Logic Unit\u201d, PhD Thesis 2009"},{"key":"40_CR13","doi-asserted-by":"crossref","unstructured":"Aguilera-Galicia, C.R., Lonuoria-Gandara, O., Pizano-Escalante, L.: Half-precision floating-point multiplier IP core based on 130\u00a0nm CMOS ASIC technology. In: IEEE LATINCOM (2018)","DOI":"10.1109\/LATINCOM.2018.8613231"},{"key":"40_CR14","doi-asserted-by":"crossref","unstructured":"Nguyen, T.D., et al.: A combined IEEE half and single precision floating point multipliers for deep learning. In: IEEE Asilomar (2017)","DOI":"10.1109\/ACSSC.2017.8335507"},{"key":"40_CR15","doi-asserted-by":"crossref","unstructured":"Li, L., Gautschi, M., Benini, L.: Approximate DIV and SQRT instructions for the RISC-V ISA: an efficiency vs. accuracy analysis. In: 27th PTMOS (2017)","DOI":"10.1109\/PATMOS.2017.8106987"},{"key":"40_CR16","unstructured":"Raveendran, A., Patil, V.B., et al.: Out Of order floating point coprocessor for RISC V ISA. In: IEEE VLSISATA (2015)"},{"key":"40_CR17","doi-asserted-by":"crossref","unstructured":"Pullini, A., et al.: Mr. Wolf: a 1 GFLOP\/s energy-proportional parallel ultra low power SoC for IoT edge processing. In: IEEE ESSCIRC (2018)","DOI":"10.1109\/ESSCIRC.2018.8494247"},{"key":"40_CR18","doi-asserted-by":"crossref","unstructured":"Lee, Y., et al.: A 45\u00a0nm 1.3\u00a0GHz 16.7 double-precision GFLOPS\/W RISC-V processor with vector accelerators. In: IEEE ESSCIRC (2014)","DOI":"10.1109\/ESSCIRC.2014.6942056"},{"key":"40_CR19","unstructured":"BerkeleyTestFloat. \n                    http:\/\/www.jhauser.us\/arithmetic\/TestFloat.html"},{"key":"40_CR20","unstructured":"Next Generation Arithmetic UNUM & POSIT. \n                    https:\/\/posithub.org\/"},{"key":"40_CR21","unstructured":"RISC-V \u201cV\u201d Vector Extension. \n                    https:\/\/github.com\/riscv\/riscv-v-spec\/blob\/master\/v-spec.adoc"},{"key":"40_CR22","unstructured":"FPGen. \n                    https:\/\/www.research.ibm.com\/haifa\/projects\/verification\/fpgen\/ieeets.html"},{"key":"40_CR23","unstructured":"SPIKE Simulator for RISC-V ISA. \n                    https:\/\/github.com\/riscv\/riscv-isa-sim"},{"key":"40_CR24","unstructured":"RISC-V Tests. \n                    https:\/\/github.com\/riscv\/riscv-tests\/tree\/master\/isa"},{"key":"40_CR25","unstructured":"IEEE Floating Point Test Software. \n                    http:\/\/www.math.utah.edu\/~beebe\/software\/ieee\/"}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-32-9767-8_40","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,12]],"date-time":"2019-09-12T02:06:58Z","timestamp":1568254018000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-32-9767-8_40"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"ISBN":["9789813297661","9789813297678"],"references-count":25,"URL":"https:\/\/doi.org\/10.1007\/978-981-32-9767-8_40","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2019]]},"assertion":[{"value":"18 August 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VDAT","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on VLSI Design and Test","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Indore","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"India","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2019","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"4 July 2019","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"6 July 2019","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"23","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vdat2019a","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/vdat2019.iiti.ac.in\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Single-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Easychair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"199","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"63","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"32% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"-","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"No","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}