{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,31]],"date-time":"2025-12-31T04:26:22Z","timestamp":1767155182541,"version":"3.40.3"},"publisher-location":"Singapore","reference-count":10,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789813297661"},{"type":"electronic","value":"9789813297678"}],"license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-981-32-9767-8_43","type":"book-chapter","created":{"date-parts":[[2019,8,17]],"date-time":"2019-08-17T02:02:54Z","timestamp":1566007374000},"page":"523-531","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":5,"title":["A Novel 20nm FinFET Based 10T SRAM Cell Design for Improved Performance"],"prefix":"10.1007","author":[{"given":"Anushka","family":"Singh","sequence":"first","affiliation":[]},{"given":"Yash","family":"Sharma","sequence":"additional","affiliation":[]},{"given":"Arvind","family":"Sharma","sequence":"additional","affiliation":[]},{"given":"Archana","family":"Pandey","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,8,18]]},"reference":[{"doi-asserted-by":"crossref","unstructured":"Rahaman, M., Mahapatra, R.: Design of a 32\u00a0nm independent gate FinFET based SRAM cell with improved noise margin for low power application. In: Proceedings of International Conference on Electronics and Communication Systems (ICECS), pp. 1\u20135. IEEE, Coimbatore (2014)","key":"43_CR1","DOI":"10.1109\/ECS.2014.6892721"},{"key":"43_CR2","doi-asserted-by":"publisher","first-page":"91","DOI":"10.1016\/j.vlsi.2015.02.002","volume":"50","author":"M Ansari","year":"2015","unstructured":"Ansari, M., Afzali Kusha, H., Ebrahimi, B., Navabi, Z., Kusha, A.A., Pedram, M.: A near-threshold 7T SRAM cell with high write and read margins and low write time for sub-20\u00a0nm FinFET technologies. Integr. VLSI J. 50, 91\u2013106 (2015)","journal-title":"Integr. VLSI J."},{"issue":"4","key":"43_CR3","doi-asserted-by":"publisher","first-page":"956","DOI":"10.1109\/JSSC.2007.917509","volume":"44","author":"L Chang","year":"2008","unstructured":"Chang, L., Montoye, R.K., Nakamura, Y., Batson, K.A., Eickemeyer, R.J., Dennard, R.H., et al.: An 8T- SRAM for variability tolerance and low-voltage operation in high-performance caches. IEEE J. Solid-State Circuits 44(4), 956\u2013963 (2008)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"4","key":"43_CR4","doi-asserted-by":"publisher","first-page":"488","DOI":"10.1109\/TVLSI.2007.915499","volume":"16","author":"Z Liu","year":"2008","unstructured":"Liu, Z., Kursun, V.: Characterization of a novel nine-transistor SRAM cell. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 16(4), 488\u2013492 (2008)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"43_CR5","doi-asserted-by":"publisher","first-page":"650","DOI":"10.1109\/JSSC.2008.2011972","volume":"44","author":"IJ Chang","year":"2009","unstructured":"Chang, I.J., Kim, J., Park, S.P., Roy, K.: A 32\u00a0kb 10T sub-threshold SRAM array with bit-interleaving and differential read scheme in 90\u00a0nm CMOS. IEEE J. Solid-State Circuits 44, 650\u2013658 (2009)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"3","key":"43_CR6","doi-asserted-by":"publisher","first-page":"695","DOI":"10.1109\/JSSC.2010.2102571","volume":"46","author":"C-H Lo","year":"2011","unstructured":"Lo, C.-H., Huang, S.-Y.: P\u2013P\u2013N based 10T SRAM cell for low-leakage and resilient subthreshold operation. IEEE J. Solid-State Circuits 46(3), 695\u2013704 (2011)","journal-title":"IEEE J. Solid-State Circuits"},{"doi-asserted-by":"crossref","unstructured":"Limachia, M., Viramgama, P., Thakker, R., Kothari, N.: Characterization of a novel 10T low-voltage SRAM cell with high read and write margin for 20\u00a0nm FinFET technology. In: Proceedings of 30th International Conference on VLSI Design and 16th International Conference on Embedded Systems (VLSID), pp. 309\u2013314. IEEE, Hyderabad (2017)","key":"43_CR7","DOI":"10.1109\/VLSID.2017.5"},{"doi-asserted-by":"crossref","unstructured":"Oh, T.W., Jung, S.: SRAM cell with data-aware power-gating write-asist for near-threshold operation. In: Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS), pp. 1\u20134. IEEE, Florence (2018)","key":"43_CR8","DOI":"10.1109\/ISCAS.2018.8351146"},{"unstructured":"Jiajing, W., Nalam, S., Calhoun, B.H.: Analyzing static and dynamic write margin for nanometer SRAMs. In: Proceedings of IEEE International Symposium on Low Power Electronics and Design (ISLPED), pp. 129\u2013134. IEEE, Bangalore (2014)","key":"43_CR9"},{"unstructured":"Predictive Technology Model (PTM). \n                    http:\/\/ptm.asu.edu\/modelcard","key":"43_CR10"}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-32-9767-8_43","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,12]],"date-time":"2019-09-12T02:07:22Z","timestamp":1568254042000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-32-9767-8_43"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"ISBN":["9789813297661","9789813297678"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/978-981-32-9767-8_43","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2019]]},"assertion":[{"value":"18 August 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VDAT","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on VLSI Design and Test","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Indore","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"India","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2019","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"4 July 2019","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"6 July 2019","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"23","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vdat2019a","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/vdat2019.iiti.ac.in\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Single-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Easychair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"199","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"63","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"32% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"-","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"No","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}