{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,28]],"date-time":"2025-03-28T04:56:56Z","timestamp":1743137816266,"version":"3.40.3"},"publisher-location":"Singapore","reference-count":21,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789813297661"},{"type":"electronic","value":"9789813297678"}],"license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-981-32-9767-8_46","type":"book-chapter","created":{"date-parts":[[2019,8,17]],"date-time":"2019-08-17T02:02:54Z","timestamp":1566007374000},"page":"553-564","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["A CMOS\/MTJ Based Novel Non-volatile SRAM Cell with Asynchronous Write Termination for Normally OFF Applications"],"prefix":"10.1007","author":[{"given":"Kanika","family":"Monga","sequence":"first","affiliation":[]},{"given":"Nitin","family":"Chaturvedi","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,8,18]]},"reference":[{"key":"46_CR1","doi-asserted-by":"crossref","unstructured":"Jayakumar, H., Raha, A., Raghunathan, V.: Energy-aware memory mapping for hybrid FRAM-SRAM MCUs in IoT edge devices. In: Proceedings of IEEE International Conference on VLSI Design, March 2016, pp. 264\u2013269 (2016)","DOI":"10.1109\/VLSID.2016.52"},{"key":"46_CR2","series-title":"From Integrated Circuits to Integrated Systems","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-51482-6","volume-title":"Enabling the Internet of Things","year":"2017","unstructured":"Alioto, M. (ed.): Enabling the Internet of Things. From Integrated Circuits to Integrated Systems. Springer, Heidelberg (2017). \n                    https:\/\/doi.org\/10.1007\/978-3-319-51482-6"},{"key":"46_CR3","doi-asserted-by":"publisher","first-page":"526","DOI":"10.1186\/1556-276X-9-526","volume":"9","author":"J Meena","year":"2014","unstructured":"Meena, J., Sze, S., Chand, U., Tseng, T.-Y.: Overview of emerging nonvolatile memory technologies. Nanoscale Res. Lett. 9, 526 (2014)","journal-title":"Nanoscale Res. Lett."},{"key":"46_CR4","doi-asserted-by":"crossref","unstructured":"Bishnoi, R., Oboril, F., Ebrahimi, M., Tahoori, M.B.: Avoiding unnecessary write operations in STT-MRAM for low power implementation. In: Proceedings of International Symposium on Quality Electronic Design (ISQED), pp. 548\u2013553 (2014)","DOI":"10.1109\/ISQED.2014.6783375"},{"key":"46_CR5","doi-asserted-by":"crossref","unstructured":"Bishnoi, R., Ebrahimi, M., Oboril, F., Tahoori, M.B.: Asynchronous Asymmetrical Write Termination (AAWT) for a low power STT-MRAM. In: Design, Automation and Test in Europe Conference & Exhibition (DATE), pp. 1\u20136 (2014)","DOI":"10.7873\/DATE.2014.193"},{"key":"46_CR6","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TMAG.2016.2541629","volume":"52","author":"R Bishnoi","year":"2016","unstructured":"Bishnoi, R., Ebrahimi, M., Oboril, F., Tahoori, M.B.: Improving write performance for STT-MRAM. IEEE Trans. Mag. 52, 1\u201311 (2016)","journal-title":"IEEE Trans. Mag."},{"key":"46_CR7","doi-asserted-by":"crossref","unstructured":"Zhou, P., Zhao, B., Yang, J., Zhang, Y.: Energy reduction for STT-RAM using early write termination. In: IEEE\/ACM International Conference on Computer-Aided Design, Technical Paper, ICCAD 2009, pp. 264\u2013268 (2009)","DOI":"10.1145\/1687399.1687448"},{"key":"46_CR8","doi-asserted-by":"publisher","first-page":"476","DOI":"10.1109\/TVLSI.2016.2588585","volume":"25","author":"H Farkhani","year":"2017","unstructured":"Farkhani, H., Tohidi, M., Peiravi, A., Madsen, J.K., Moradi, F., Basics, A.S.: STT-RAM energy reduction using self-referenced differential write termination technique. IEEE Trans. Very Large Scale Integr. Syst. 25, 476\u2013487 (2017)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"46_CR9","doi-asserted-by":"publisher","first-page":"1782","DOI":"10.1109\/JPROC.2016.2601163","volume":"104","author":"H Ohno","year":"2016","unstructured":"Ohno, H., Stiles, M.D., Dieny, B.: Spintronics [scanning the issue]. Proc. IEEE 104, 1782\u20131786 (2016)","journal-title":"Proc. IEEE"},{"key":"46_CR10","doi-asserted-by":"publisher","first-page":"2155","DOI":"10.1109\/JPROC.2010.2064150","volume":"98","author":"SA Wolf","year":"2010","unstructured":"Wolf, S.A., Lu, J., Stan, M.R., Chen, E., Treger, D.M.: The promise of nanomagnetics and spintronics for future logic and universal memory. Proc. IEEE 98, 2155\u20132168 (2010)","journal-title":"Proc. IEEE"},{"key":"46_CR11","doi-asserted-by":"crossref","unstructured":"Smullen IV, C.W., Mohan, V., Nigam, A., Gurumurthi, S., Stan, M.R.: Relaxing non-volatility for fast and energy-efficient STT-RAM caches. In: Proceedings of International Symposium on High Performance Computer Architecture, pp. 50\u201361 (2011)","DOI":"10.1109\/HPCA.2011.5749716"},{"key":"46_CR12","doi-asserted-by":"crossref","unstructured":"Sun, G., Dong, X., Xie, Y., Li, J., Chen, Y.: A novel architecture of the 3D stacked MRAM L2 cache for CMPs. In: Proceedings of International Symposium on High Performance Computer Architecture, pp. 239\u2013249 (2009)","DOI":"10.1109\/HPCA.2009.4798259"},{"key":"46_CR13","doi-asserted-by":"publisher","first-page":"2","DOI":"10.1109\/TMAG.2014.2316121","volume":"50","author":"D Suzuki","year":"2014","unstructured":"Suzuki, D., Natsui, M., Mochizuki, A., Hanyu, T.: Cost-efficient self-terminated write driver for spin-transfer-torque RAM and logic. IEEE Trans. Magn. 50, 2\u20135 (2014)","journal-title":"IEEE Trans. Magn."},{"key":"46_CR14","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TMAG.2016.2542785","volume":"52","author":"MK Gupta","year":"2016","unstructured":"Gupta, M.K., Hasan, M.: Self-terminated write-assist technique for STT-RAM. IEEE Trans. Magn. 52, 1\u20136 (2016)","journal-title":"IEEE Trans. Magn."},{"key":"46_CR15","doi-asserted-by":"publisher","first-page":"2","DOI":"10.1109\/TMAG.2016.2518911","volume":"52","author":"D Zhang","year":"2016","unstructured":"Zhang, D., et al.: High-speed, low-power, and error-free asynchronous write circuit for STT-MRAM and logic. IEEE Trans. Magn. 52, 2\u20135 (2016)","journal-title":"IEEE Trans. Magn."},{"key":"46_CR16","unstructured":"PTM FINFET and MOSFET Model. \n                    http:\/\/ptm.asu.edu\/"},{"key":"46_CR17","unstructured":"Fong, X., Choday, S.H., Georgios, P., Augustine, C., Roy, K.: SPICE models for magnetic tunnel junctions based on monodomain approximation (2013). \n                    https:\/\/nanohub.org\/resources\/19048"},{"key":"46_CR18","doi-asserted-by":"publisher","first-page":"1762","DOI":"10.1109\/TED.2016.2533438","volume":"63","author":"Y Wang","year":"2016","unstructured":"Wang, Y., et al.: Compact model of dielectric breakdown in spin-transfer torque magnetic tunnel junction. IEEE Trans. Electron Devices 63, 1762\u20131767 (2016)","journal-title":"IEEE Trans. Electron Devices"},{"key":"46_CR19","doi-asserted-by":"publisher","first-page":"2048","DOI":"10.1109\/TED.2015.2414721","volume":"62","author":"YY Zhang","year":"2015","unstructured":"Zhang, Y.Y., et al.: Compact model of subvolume MTJ and its design application at nanoscale technology nodes. IEEE Trans. Electron Devices 62, 2048\u20132055 (2015)","journal-title":"IEEE Trans. Electron Devices"},{"key":"46_CR20","doi-asserted-by":"crossref","unstructured":"Lee, D., Gupta, S.K., Roy, K.: High-performance low-energy STT MRAM based on balanced write scheme. In: Proceedings of the 2012 ACM\/IEEE International Symposium on Low Power Electronics and Design, ISLPED 2012, Redondo Beach, California, pp. 9\u201314 (2012)","DOI":"10.1145\/2333660.2333665"},{"key":"46_CR21","doi-asserted-by":"publisher","first-page":"714","DOI":"10.1109\/TNANO.2014.2317073","volume":"13","author":"D Lee","year":"2014","unstructured":"Lee, D., Roy, K.: Energy-delay optimization of the STT MRAM write operation under process variations. IEEE Trans. Nanotechnol. 13, 714\u2013723 (2014)","journal-title":"IEEE Trans. Nanotechnol."}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-32-9767-8_46","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,12]],"date-time":"2019-09-12T02:07:35Z","timestamp":1568254055000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-32-9767-8_46"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"ISBN":["9789813297661","9789813297678"],"references-count":21,"URL":"https:\/\/doi.org\/10.1007\/978-981-32-9767-8_46","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2019]]},"assertion":[{"value":"18 August 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VDAT","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on VLSI Design and Test","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Indore","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"India","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2019","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"4 July 2019","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"6 July 2019","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"23","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vdat2019a","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/vdat2019.iiti.ac.in\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Single-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Easychair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"199","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"63","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"32% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"-","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"No","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}