{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T16:31:35Z","timestamp":1764174695317,"version":"3.40.3"},"publisher-location":"Singapore","reference-count":17,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789813297661"},{"type":"electronic","value":"9789813297678"}],"license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-981-32-9767-8_47","type":"book-chapter","created":{"date-parts":[[2019,8,17]],"date-time":"2019-08-17T02:02:54Z","timestamp":1566007374000},"page":"565-578","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":9,"title":["Statistical Variation Aware Leakage and Total Power Estimation of 16\u00a0nm VLSI Digital Circuits Based on Regression Models"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0793-3244","authenticated-orcid":false,"given":"Deepthi","family":"Amuru","sequence":"first","affiliation":[]},{"given":"Andleeb","family":"Zahra","sequence":"additional","affiliation":[]},{"given":"Zia","family":"Abbas","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,8,18]]},"reference":[{"issue":"6","key":"47_CR1","doi-asserted-by":"publisher","first-page":"1027","DOI":"10.1109\/TCAD.2008.923251","volume":"27","author":"J Jaffari","year":"2008","unstructured":"Jaffari, J., Anis, M.: Statistical thermal profile considering process variations: analysis and applications. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 27(6), 1027\u20131040 (2008)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"47_CR2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-7418-1","volume-title":"Low Power Variation-Tolerant Design in Nanometer Silicon","author":"S Bhunia","year":"2011","unstructured":"Bhunia, S., Mukhopadhya, S.: Low Power Variation-Tolerant Design in Nanometer Silicon. Springer, Heidelberg (2011). \n                    https:\/\/doi.org\/10.1007\/978-1-4419-7418-1"},{"issue":"2","key":"47_CR3","doi-asserted-by":"publisher","first-page":"179","DOI":"10.1016\/j.mejo.2013.10.013","volume":"45","author":"Z Abbas","year":"2014","unstructured":"Abbas, Z., Olivieri, M.: Impact of technology scaling on leakage power in nano-scale bulk CMOS digital standard cell library. Microelectron. J. 45(2), 179\u2013195 (2014)","journal-title":"Microelectron. J."},{"key":"47_CR4","doi-asserted-by":"publisher","first-page":"1400","DOI":"10.1002\/cta.2167","volume":"44","author":"Z Abbas","year":"2016","unstructured":"Abbas, Z., Olivieri, M.: Optimal transistor sizing for maximum yield in variation aware standard cell design. Int. J. Circuit Theory Appl. 44, 1400\u20131424 (2016)","journal-title":"Int. J. Circuit Theory Appl."},{"issue":"7","key":"47_CR5","doi-asserted-by":"publisher","first-page":"922","DOI":"10.1109\/TC.2010.75","volume":"59","author":"A Sanyal","year":"2010","unstructured":"Sanyal, A., Rastogi, A., Chen, W., Roy, K., Kundu, S.: An efficient technique for leakage current estimation in nanoscaled CMOS circuits incorporating self-loading effects. IEEE Trans. Comput. 59(7), 922\u2013932 (2010)","journal-title":"IEEE Trans. Comput."},{"key":"47_CR6","doi-asserted-by":"crossref","unstructured":"Chaudhuri, S., Mishra, P., Jha, N.K.: Accurate leakage estimation for FinFET standard cells using the response surface methodology. In: Proceedings of 25th International Conference on VLSI Design, pp. 238\u2013244, January 2012","DOI":"10.1109\/VLSID.2012.77"},{"key":"47_CR7","doi-asserted-by":"crossref","unstructured":"Viraraghavan, J., Das, B., Amrutur, B.: Voltage and temperature scalable standard cell leakage models based on stacks for statistical leakage characterization. In: 21st International Conference on VLSI Design, pp. 667\u2013672, January 2008","DOI":"10.1109\/VLSI.2008.38"},{"issue":"6","key":"47_CR8","doi-asserted-by":"publisher","first-page":"1429","DOI":"10.1109\/TVLSI.2013.2269838","volume":"22","author":"M Olivieri","year":"2014","unstructured":"Olivieri, M., Mastrandrea, A.: Logic drivers: a propagation delay modeling paradigm for statistical simulation of standard cell designs. IEEE Trans. Very Large Scale Integr. Syst. 22(6), 1429\u20131440 (2014)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"issue":"7","key":"47_CR9","doi-asserted-by":"publisher","first-page":"1056","DOI":"10.1109\/TCAD.2010.2049059","volume":"29","author":"V Janakiraman","year":"2010","unstructured":"Janakiraman, V., Bharadwaj, A., Visvanathan, V.: Voltage and temperature aware statistical leakage analysis framework using artificial neural networks. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 29(7), 1056\u20131069 (2010)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"47_CR10","doi-asserted-by":"crossref","unstructured":"Abbas, Z., Genua, V., Olivieri, M.: A novel logic level calculation model for leakage currents in digital nano-CMOS circuits. In: Proceedings of IEEE 7th Conference on PRIME, pp. 221\u2013224, July 2011","DOI":"10.1109\/PRIME.2011.5966257"},{"issue":"12","key":"47_CR11","doi-asserted-by":"publisher","first-page":"2549","DOI":"10.1109\/TVLSI.2013.2294550","volume":"22","author":"Z Abbas","year":"2014","unstructured":"Abbas, Z., Mastrandrea, A., Olivieri, M.: A voltage-based leakage current calculation scheme and its application to nanoscale MOSFET and FinFET standard-cell designs. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 22(12), 2549\u20132560 (2014)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"47_CR12","unstructured":"http:\/\/www-device.eecs.berkeley.edu\/bsim\/"},{"key":"47_CR13","unstructured":"Predictive Technology Model. \n                    http:\/\/ptm.asu.edu\/"},{"key":"47_CR14","doi-asserted-by":"publisher","DOI":"10.1002\/9780470382806","volume-title":"Modern Regression Methods","author":"TP Ryan","year":"2008","unstructured":"Ryan, T.P.: Modern Regression Methods, vol. 655. Wiley, Hoboken (2008)"},{"issue":"6","key":"47_CR15","first-page":"1157","volume":"3","author":"I Guyon","year":"2003","unstructured":"Guyon, I., Elisseeffe, A.: An introduction to variable and feature selection. J. Mach. Learn. Res. 3(6), 1157\u20131182 (2003)","journal-title":"J. Mach. Learn. Res."},{"key":"47_CR16","unstructured":"Liu, R.Y.: Research and application of unsupervised feature selection algorithm with maximum correlation and minimum redundancy. Dissertation, Chinese Marine University (2010)"},{"key":"47_CR17","first-page":"2079","volume":"11","author":"GC Cawley","year":"2010","unstructured":"Cawley, G.C., Talbot, N.L.: On over-fitting in model selection and subsequent selection bias in performance evaluation. J. Mach. Learn. Res. 11, 2079\u20132107 (2010)","journal-title":"J. Mach. Learn. Res."}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-32-9767-8_47","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,12]],"date-time":"2019-09-12T02:07:42Z","timestamp":1568254062000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-32-9767-8_47"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"ISBN":["9789813297661","9789813297678"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/978-981-32-9767-8_47","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2019]]},"assertion":[{"value":"18 August 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VDAT","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on VLSI Design and Test","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Indore","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"India","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2019","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"4 July 2019","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"6 July 2019","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"23","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vdat2019a","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/vdat2019.iiti.ac.in\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Single-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Easychair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"199","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"63","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"32% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"-","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"No","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}