{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,28]],"date-time":"2025-03-28T07:13:21Z","timestamp":1743146001070,"version":"3.40.3"},"publisher-location":"Singapore","reference-count":17,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789813297661"},{"type":"electronic","value":"9789813297678"}],"license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-981-32-9767-8_48","type":"book-chapter","created":{"date-parts":[[2019,8,17]],"date-time":"2019-08-17T02:02:54Z","timestamp":1566007374000},"page":"579-589","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["A Novel Design of SRAM Using Memristors at 45\u00a0nm Technology"],"prefix":"10.1007","author":[{"given":"V.","family":"Jeffry Louis","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9937-7438","authenticated-orcid":false,"given":"Jai","family":"Gopal Pandey","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,8,18]]},"reference":[{"issue":"6","key":"48_CR1","doi-asserted-by":"publisher","first-page":"52","DOI":"10.1109\/6.591665","volume":"34","author":"RR Schaller","year":"1997","unstructured":"Schaller, R.R.: Moore\u2019s law: past, present and future. IEEE Spectr. 34(6), 52\u201359 (1997)","journal-title":"IEEE Spectr."},{"issue":"5","key":"48_CR2","doi-asserted-by":"publisher","first-page":"507","DOI":"10.1109\/TCT.1971.1083337","volume":"18","author":"LO Chua","year":"1971","unstructured":"Chua, L.O.: Memristor\u2014the missing circuit element. IEEE Trans. Circuit Theory 18(5), 507\u2013519 (1971)","journal-title":"IEEE Trans. Circuit Theory"},{"key":"48_CR3","volume-title":"VLSI Design Techniques for Analog and Digital Circuits","author":"RL Geiger","year":"1989","unstructured":"Geiger, R.L., Allen, P.E., Strader, N.R.: VLSI Design Techniques for Analog and Digital Circuits, 2nd edn. McGraw-Hill College, New York (1989)","edition":"2"},{"issue":"7191","key":"48_CR4","doi-asserted-by":"publisher","first-page":"80","DOI":"10.1038\/nature06932","volume":"453","author":"DB Strukov","year":"2008","unstructured":"Strukov, D.B., Snider, G.S., Stewart, D.R., Williams, R.S.: The missing memristor found. Nature 453(7191), 80\u201383 (2008)","journal-title":"Nature"},{"doi-asserted-by":"crossref","unstructured":"Kumar, A., Rawal, Y., Baghini, M.S.: Fabrication and characterization of the ZnO-based Memristor. In: 2012 International Conference on Emerging Electronics (ICEE 2012), pp. 4\u20136 (2012)","key":"48_CR5","DOI":"10.1109\/ICEmElec.2012.6636244"},{"key":"48_CR6","doi-asserted-by":"publisher","first-page":"12415","DOI":"10.1038\/srep12415","volume":"5","author":"S Kundu","year":"2015","unstructured":"Kundu, S., et al.: Lead-free epitaxial ferroelectric material integration on semiconducting (100) Nb-doped SrTiO for low-power non-volatile memory and efficient ultraviolet ray detection. Sci. Rep. 5, 12415 (2015)","journal-title":"Sci. Rep."},{"key":"48_CR7","volume-title":"CMOS VLSI Design: A Circuits and Systems Perspective","author":"N Weste","year":"2011","unstructured":"Weste, N., Harris, D.: CMOS VLSI Design: A Circuits and Systems Perspective, 4th edn. Pearson, London (2011)","edition":"4"},{"key":"48_CR8","volume-title":"Digital Integrated Circuits","author":"JM Rabaey","year":"2003","unstructured":"Rabaey, J.M., Chandrakasan, A., Nikolic, B.: Digital Integrated Circuits. Pearson, London (2003)"},{"key":"48_CR9","volume-title":"Design of Analog CMOS Integrated Circuits","author":"B Razavi","year":"2001","unstructured":"Razavi, B.: Design of Analog CMOS Integrated Circuits. Mc Graw Hill, New York (2001)"},{"issue":"7","key":"48_CR10","doi-asserted-by":"publisher","first-page":"429","DOI":"10.1038\/nnano.2008.160","volume":"3","author":"J Joshua Yang","year":"2008","unstructured":"Joshua Yang, J., Pickett, M.D., Li, X., Ohlberg, D.A.A.: Memristive switching mechanism for metal\/oxide\/metal nanodevices. Nature Nanotechnol. 3(7), 429\u2013433 (2008)","journal-title":"Nature Nanotechnol."},{"issue":"2","key":"48_CR11","first-page":"210","volume":"18","author":"Z Biolek","year":"2009","unstructured":"Biolek, Z., Biolek, D., Biolkova, V.: SPICE model of memristor with nonlinear dopant drift. Radioengineering 18(2), 210\u2013214 (2009)","journal-title":"Radioengineering"},{"key":"48_CR12","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-0445-3","volume-title":"Predictive Technology Model for Robust Nanoelectronic Design","author":"Y Cao","year":"2011","unstructured":"Cao, Y.: Predictive Technology Model for Robust Nanoelectronic Design. Springer, Berlin (2011). \n                    https:\/\/doi.org\/10.1007\/978-1-4614-0445-3"},{"issue":"8","key":"48_CR13","doi-asserted-by":"publisher","first-page":"1407","DOI":"10.1109\/TVLSI.2010.2049867","volume":"19","author":"K Eshraghian","year":"2011","unstructured":"Eshraghian, K., Cho, K.R., Kavehei, O., Kang, S.K., Abbott, D., Kang, S.M.S.: Memristor MOS content addressable memory (MCAM): hybrid architecture for future high performance search engines. IEEE Trans. Very Large Scale Integr. Syst. 19(8), 1407\u20131417 (2011)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"unstructured":"Bellerimath, P.S., Banakar, R.M.: Implementation of 16\u00a0\u00d7\u00a016 SRAM memory array using 180\u00a0nm technology. Int. J. Curr. Eng. Technol. 288\u2013292 (2013)","key":"48_CR14"},{"issue":"5","key":"48_CR15","doi-asserted-by":"publisher","first-page":"748","DOI":"10.1109\/JSSC.1987.1052809","volume":"22","author":"E Seevinck","year":"1987","unstructured":"Seevinck, E., List, F.J., Lohstroh, J.: Static-noise margin analysis of MOS SRAM cells. IEEE J. Solid-State Circuits 22(5), 748\u2013754 (1987)","journal-title":"IEEE J. Solid-State Circuits"},{"doi-asserted-by":"crossref","unstructured":"Thomas, O., Vinet, M., Rozeau, O., Batude, P., Valentian, A.: Compact 6T SRAM cell with robust read\/write stabilizing design in 45\u00a0nm Monolithic 3D IC technology. In: 2009 IEEE International Conference on IC Design and Technology, pp. 195\u2013198 (2009)","key":"48_CR16","DOI":"10.1109\/ICICDT.2009.5166294"},{"unstructured":"Balobas, D., Konofaos, N.: Design and evaluation of 6T SRAM layout designs at modern nanoscale CMOS processes. In: 4th International Conference on Modelling Circuits, Systems and Technology, 7\u201312 January 2016 (2016)","key":"48_CR17"}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-32-9767-8_48","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,12]],"date-time":"2019-09-12T02:07:46Z","timestamp":1568254066000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-32-9767-8_48"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"ISBN":["9789813297661","9789813297678"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/978-981-32-9767-8_48","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2019]]},"assertion":[{"value":"18 August 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VDAT","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on VLSI Design and Test","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Indore","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"India","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2019","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"4 July 2019","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"6 July 2019","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"23","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vdat2019a","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/vdat2019.iiti.ac.in\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Single-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Easychair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"199","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"63","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"32% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"-","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"No","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}