{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T15:38:32Z","timestamp":1742917112853,"version":"3.40.3"},"publisher-location":"Singapore","reference-count":14,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789813297661"},{"type":"electronic","value":"9789813297678"}],"license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-981-32-9767-8_53","type":"book-chapter","created":{"date-parts":[[2019,8,17]],"date-time":"2019-08-17T02:02:54Z","timestamp":1566007374000},"page":"643-654","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Low Leakage Highly Stable Robust Ultra Low Power 8T SRAM Cell"],"prefix":"10.1007","author":[{"given":"Neha","family":"Gupta","sequence":"first","affiliation":[]},{"given":"Tanisha","family":"Gupta","sequence":"additional","affiliation":[]},{"given":"Sajid","family":"Khan","sequence":"additional","affiliation":[]},{"given":"Abhinav","family":"Vishwakarma","sequence":"additional","affiliation":[]},{"given":"Santosh Kumar","family":"Vishvakarma","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,8,18]]},"reference":[{"issue":"7","key":"53_CR1","doi-asserted-by":"publisher","first-page":"1673","DOI":"10.1109\/JSSC.2006.873215","volume":"41","author":"BH Calhoun","year":"2006","unstructured":"Calhoun, B.H., Chandrakasan, A.P.: Static noise margin variation for sub-threshold SRAM in 65-nm CMOS. IEEE J. Solid-State Circuits 41(7), 1673\u20131679 (2006)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"53_CR2","unstructured":"Chuang, C.T., Mukhopadhyay, S., Kim, J.J., Kim, K., Rao, R.: High-performance SRAM in nanoscale CMOS: design challenges and techniques. In: IEEE International Workshop on Memory Technology, Design and Testing, MTDT 2007, pp. 4\u201312. IEEE (2007)"},{"key":"53_CR3","doi-asserted-by":"publisher","DOI":"10.1002\/0470033371","volume-title":"Multi-voltage CMOS Circuit Design","author":"V Kursun","year":"2006","unstructured":"Kursun, V., Friedman, E.G.: Multi-voltage CMOS Circuit Design. Wiley, New York (2006)"},{"issue":"4","key":"53_CR4","doi-asserted-by":"publisher","first-page":"045001","DOI":"10.1088\/1674-4926\/39\/4\/045001","volume":"39","author":"N Gupta","year":"2018","unstructured":"Gupta, N., Parihar, P., Neema, V.: Application of source biasing technique for energy efficient DECODER circuit design: memory array application. J. Semicond. 39(4), 045001 (2018)","journal-title":"J. Semicond."},{"issue":"3","key":"53_CR5","doi-asserted-by":"publisher","first-page":"337","DOI":"10.1109\/TDMR.2018.2839612","volume":"18","author":"S Ahmad","year":"2018","unstructured":"Ahmad, S., Iqbal, B., Alam, N., Hasan, M.: Low leakage fully half-select-free robust SRAM cells with BTI reliability analysis. IEEE Trans. Device Mater. Reliab. 18(3), 337\u2013349 (2018)","journal-title":"IEEE Trans. Device Mater. Reliab."},{"issue":"8","key":"53_CR6","doi-asserted-by":"publisher","first-page":"718","DOI":"10.1016\/j.mejo.2013.04.007","volume":"44","author":"L Wen","year":"2013","unstructured":"Wen, L., Li, Z., Li, Y.: Single-ended, robust 8T SRAM cell for low-voltage operation. Microelectron. J. 44(8), 718\u2013728 (2013)","journal-title":"Microelectron. J."},{"issue":"1","key":"53_CR7","doi-asserted-by":"publisher","first-page":"373","DOI":"10.1109\/TVLSI.2015.2389891","volume":"24","author":"C Kushwah","year":"2016","unstructured":"Kushwah, C., Vishvakarma, S.K.: A single-ended with dynamic feedback control 8T subthreshold SRAM cell. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 24(1), 373\u2013377 (2016)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"53_CR8","doi-asserted-by":"crossref","unstructured":"Chang, I.J., Kim, J.J., Park, S.P., Roy, K.: A 32 kb 10T subthreshold SRAM array with bit-interleaving and differential read scheme in 90 nm CMOS. In: IEEE International Solid-State Circuits Conference, ISSCC 2008. Digest of Technical Papers, pp. 388\u2013622. IEEE (2008)","DOI":"10.1109\/ISSCC.2008.4523220"},{"key":"53_CR9","unstructured":"Chang, L., et al.: Stable SRAM cell design for the 32 nm node and beyond. In: 2005 Symposium on VLSI Technology. Digest of Technical Papers, pp. 128\u2013129. IEEE (2005)"},{"key":"53_CR10","doi-asserted-by":"publisher","first-page":"2314","DOI":"10.1002\/cta.2555","volume":"46","author":"V Sharma","year":"2018","unstructured":"Sharma, V., Vishvakarma, S.K., Chouhan, S.S., Halonen, K.: A write-improved low-power 12T SRAM cell for wearable wireless sensor nodes. Int. J. Circuit Theory Appl. 46, 2314\u20132333 (2018)","journal-title":"Int. J. Circuit Theory Appl."},{"key":"53_CR11","doi-asserted-by":"publisher","first-page":"144","DOI":"10.1016\/j.aeue.2018.01.030","volume":"87","author":"V Sharma","year":"2018","unstructured":"Sharma, V., Gopal, M., Singh, P., Vishvakarma, S.K.: A 220 mV robust read-decoupled partial feedback cutting based low-leakage 9T SRAM for Internet of Things (IoT) applications. AEU-Int. J. Electron. Commun. 87, 144\u2013157 (2018)","journal-title":"AEU-Int. J. Electron. Commun."},{"key":"53_CR12","doi-asserted-by":"crossref","unstructured":"Liu, Z., Kursun, V.: High read stability and low leakage cache memory cell. In: 2007 IEEE International Symposium on Circuits and Systems, pp. 2774\u20132777. IEEE (2007)","DOI":"10.1109\/ISCAS.2007.378628"},{"issue":"2","key":"53_CR13","doi-asserted-by":"publisher","first-page":"331","DOI":"10.1007\/s10470-018-1286-2","volume":"98","author":"V Sharma","year":"2019","unstructured":"Sharma, V., Gopal, M., Singh, P., Vishvakarma, S.K., Chouhan, S.S.: A robust, ultra low-power, data-dependent-power-supplied 11T SRAM cell with expanded read\/write stabilities for internet-of-things applications. Analog Integr. Circuits Signal Process. 98(2), 331\u2013346 (2019)","journal-title":"Analog Integr. Circuits Signal Process."},{"issue":"5","key":"53_CR14","doi-asserted-by":"publisher","first-page":"748","DOI":"10.1109\/JSSC.1987.1052809","volume":"22","author":"E Seevinck","year":"1987","unstructured":"Seevinck, E., List, F.J., Lohstroh, J.: Static-noise margin analysis of MOS SRAM cells. IEEE J. Solid-State Circuits 22(5), 748\u2013754 (1987)","journal-title":"IEEE J. Solid-State Circuits"}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-32-9767-8_53","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,12]],"date-time":"2019-09-12T02:08:06Z","timestamp":1568254086000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-32-9767-8_53"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"ISBN":["9789813297661","9789813297678"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/978-981-32-9767-8_53","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2019]]},"assertion":[{"value":"18 August 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VDAT","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on VLSI Design and Test","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Indore","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"India","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2019","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"4 July 2019","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"6 July 2019","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"23","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vdat2019a","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/vdat2019.iiti.ac.in\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Single-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Easychair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"199","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"63","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"32% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"-","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"No","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}