{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T17:10:20Z","timestamp":1742922620085,"version":"3.40.3"},"publisher-location":"Singapore","reference-count":18,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789813297661"},{"type":"electronic","value":"9789813297678"}],"license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-981-32-9767-8_54","type":"book-chapter","created":{"date-parts":[[2019,8,17]],"date-time":"2019-08-17T02:02:54Z","timestamp":1566007374000},"page":"655-663","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Compact Spiking Neural Network System with SiGe Based Cylindrical Tunneling Transistor for Low Power Applications"],"prefix":"10.1007","author":[{"given":"Ankur","family":"Beohar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gopal","family":"Raut","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gunjan","family":"Rajput","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Abhinav","family":"Vishwakarma","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ambika Prasad","family":"Shah","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bhupendra Singh","family":"Renewal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Santosh Kumar","family":"Vishvakarma","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2019,8,18]]},"reference":[{"key":"54_CR1","unstructured":"Schemmel, J., Meier, K., Mueller, E.: A new VLSI model of neural microcircuits including spike time dependent plasticity. In: Proceedings of the 2004 International Joint Conference on Neural Networks (IJCNN 2004), pp. 1711\u20131716. IEEE Press (2004)"},{"key":"54_CR2","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"188","DOI":"10.1007\/BFb0100485","volume-title":"Engineering Applications of Bio-Inspired Artificial Neural Networks","author":"V Douence","year":"1999","unstructured":"Douence, V., Laflaqui\u00e8re, A., Le Masson, S., Bal, T., Le Masson, G.: Analog electronic system for simulating biological neurons. In: Mira, J., S\u00e1nchez-Andr\u00e9s, J.V. (eds.) IWANN 1999. LNCS, vol. 1607, pp. 188\u2013197. Springer, Heidelberg (1999). \n                    https:\/\/doi.org\/10.1007\/BFb0100485"},{"key":"54_CR3","unstructured":"Haflinger, P., Mahowald, M., Watts, L.: A spike based learning neuron in analog VLSI. In: Advances in Neural Information Processing Systems, vol. 9 (1996)"},{"issue":"38","key":"54_CR4","doi-asserted-by":"publisher","first-page":"384012","DOI":"10.1088\/0957-4484\/24\/38\/384012","volume":"24","author":"S Ambrogio","year":"2013","unstructured":"Ambrogio, S., Balatti, S., Nardi, F., Facchinetti, S., Ielmini, D.: Spike-timing dependent plasticity in a transistor-selected resistive switching memory. Nanotechnology 24(38), 384012 (2013)","journal-title":"Nanotechnology"},{"issue":"5","key":"54_CR5","doi-asserted-by":"publisher","first-page":"1308","DOI":"10.1109\/TNN.2003.816357","volume":"14","author":"T Asai","year":"2003","unstructured":"Asai, T., Kanazawa, Y., Amemiya, Y.: A subthreshold MOS neuron circuit based on the Volterra system. IEEE Trans. Neural Netw. 14(5), 1308\u20131312 (2003)","journal-title":"IEEE Trans. Neural Netw."},{"issue":"5","key":"54_CR6","doi-asserted-by":"publisher","first-page":"909","DOI":"10.1109\/TED.2005.846318","volume":"52","author":"KK Bhuwalka","year":"2005","unstructured":"Bhuwalka, K.K., Schulze, J., Eisele, I.: Scaling the vertical tunnel FET with tunnel bandgap modulation and gate workfunction engineering. IEEE Trans. Electron Devices 52(5), 909\u2013917 (2005)","journal-title":"IEEE Trans. Electron Devices"},{"issue":"12","key":"54_CR7","doi-asserted-by":"publisher","first-page":"2095","DOI":"10.1109\/JPROC.2010.2070470","volume":"98","author":"AC Seabaugh","year":"2010","unstructured":"Seabaugh, A.C., Zhang, Q.: Low-voltage tunnel transistors for beyond CMOS logic. Proc. IEEE 98(12), 2095\u20132110 (2010)","journal-title":"Proc. IEEE"},{"issue":"8","key":"54_CR8","doi-asserted-by":"publisher","first-page":"443","DOI":"10.1049\/mnl.2016.0202","volume":"11","author":"A Beohar","year":"2016","unstructured":"Beohar, A., Vishvakarma, S.K.: Performance enhancement of asymmetrical underlap 3D-cylindrical GAA-TFET with low spacer width. IET Micro Nano Lett. 11(8), 443 (2016)","journal-title":"IET Micro Nano Lett."},{"issue":"4","key":"54_CR9","doi-asserted-by":"publisher","first-page":"1650","DOI":"10.1007\/s10825-018-1222-9","volume":"17","author":"A Beohar","year":"2018","unstructured":"Beohar, A., Yadav, N., Shah, A.P., Vishvakarma, S.K.: Analog\/RF characteristics of a 3D-Cyl underlap GAA-TFET based on a Ge source using fringing-field engineering for low-power applications. J. Comput. Electron. 17(4), 1650\u20131657 (2018)","journal-title":"J. Comput. Electron."},{"issue":"12","key":"54_CR10","doi-asserted-by":"publisher","first-page":"982","DOI":"10.1049\/mnl.2017.0311","volume":"12","author":"A Beohar","year":"2017","unstructured":"Beohar, A., Yadav, N., Vishvakarma, S.K.: Analysis of trap-assisted tunnelling in asymmetrical underlap 3D-cylindrical GAA-TFET based on hetero-spacer engineering for improved device reliability. IET Micro Nano Lett. 12(12), 982\u2013986 (2017)","journal-title":"IET Micro Nano Lett."},{"issue":"12","key":"54_CR11","doi-asserted-by":"publisher","first-page":"122104","DOI":"10.1063\/1.3367880","volume":"96","author":"C Anghel","year":"2010","unstructured":"Anghel, C., Chilagani, P., Amara, A., Vladimirescu, A.: Tunnel field effect transistor with increased ON current, low-k spacer and high-k dielectric. Appl. Phys. Lett. 96(12), 122104 (2010)","journal-title":"Appl. Phys. Lett."},{"issue":"3","key":"54_CR12","doi-asserted-by":"publisher","first-page":"677","DOI":"10.1109\/TED.2010.2101603","volume":"58","author":"A Chattopadhyay","year":"2011","unstructured":"Chattopadhyay, A., Mallik, A.: Impact of a spacer dielectric and a gate overlap\/underlap on the device performance of a tunnel field-effect transistor. IEEE Trans. Electron Devices 58(3), 677\u2013683 (2011)","journal-title":"IEEE Trans. Electron Devices"},{"issue":"7","key":"54_CR13","doi-asserted-by":"publisher","first-page":"075203","DOI":"10.1103\/PhysRevB.67.075203","volume":"67","author":"D Macdonald","year":"2003","unstructured":"Macdonald, D., Cuevas, A.: Validity of simplified Shockley-Read-Hall statistics for modeling carrier lifetimes in crystalline silicon. Phys. Rev. B 67(7), 075203 (2003)","journal-title":"Phys. Rev. B"},{"key":"54_CR14","unstructured":"Sentaurus device manual 2017.1. \n                    https:\/\/www.synopsys.com\/silicon\/tcad\/sentaurus-device.html"},{"issue":"10","key":"54_CR15","doi-asserted-by":"publisher","first-page":"1107","DOI":"10.1109\/LED.2010.2061214","volume":"31","author":"SH Kim","year":"2010","unstructured":"Kim, S.H., Agarwal, S., Jacobson, Z.A., Matheu, P., Hu, C., Liu, T.-J.K.: Tunnel field effect transistor with raised germanium source. IEEE Electron Device Lett. 31(10), 1107\u20131109 (2010)","journal-title":"IEEE Electron Device Lett."},{"key":"54_CR16","unstructured":"https:\/\/www.khanacademy.org\/science\/biology\/human-biology\/neuron-nervous-system\/a\/the-synapse"},{"key":"54_CR17","doi-asserted-by":"crossref","unstructured":"Schemmel, J., Grubl, A., Meier, K., Mueller, E.: Implementing synaptic plasticity in a VLSI spiking neural network model. In: The 2006 IEEE International Joint Conference on Neural Network Proceedings, pp. 1\u20136. IEEE (2006)","DOI":"10.1109\/IJCNN.2006.246651"},{"issue":"3","key":"54_CR18","doi-asserted-by":"publisher","first-page":"539","DOI":"10.1109\/72.761710","volume":"10","author":"Y Ota","year":"1999","unstructured":"Ota, Y., Wilamowski, B.M.: Analog implementation of pulse-coupled neural networks. IEEE Trans. Neural Netw. 10(3), 539\u2013544 (1999)","journal-title":"IEEE Trans. Neural Netw."}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-32-9767-8_54","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,12]],"date-time":"2019-09-12T02:08:10Z","timestamp":1568254090000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-32-9767-8_54"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"ISBN":["9789813297661","9789813297678"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/978-981-32-9767-8_54","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2019]]},"assertion":[{"value":"18 August 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VDAT","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on VLSI Design and Test","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Indore","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"India","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2019","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"4 July 2019","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"6 July 2019","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"23","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vdat2019a","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/vdat2019.iiti.ac.in\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Single-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Easychair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"199","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"63","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"32% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"-","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"No","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}