{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T22:55:50Z","timestamp":1743029750467,"version":"3.40.3"},"publisher-location":"Singapore","reference-count":48,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789813297661"},{"type":"electronic","value":"9789813297678"}],"license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-981-32-9767-8_55","type":"book-chapter","created":{"date-parts":[[2019,8,17]],"date-time":"2019-08-17T02:02:54Z","timestamp":1566007374000},"page":"667-678","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Compact Modeling of Drain-Extended MOS Transistor Using BSIM-BULK Model"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7104-2396","authenticated-orcid":false,"given":"Shivendra Singh","family":"Parihar","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6550-8049","authenticated-orcid":false,"given":"Ramchandra","family":"Gurjar","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,8,18]]},"reference":[{"issue":"8","key":"55_CR1","doi-asserted-by":"publisher","first-page":"1751","DOI":"10.1109\/16.936703","volume":"48","author":"JC Mitros","year":"2001","unstructured":"Mitros, J.C., et al.: High-voltage drain extended MOS transistors for 0.18-\n                    \n                      \n                    \n                    $$\\upmu $$\n                  m logic CMOS process. IEEE Trans. Electron Devices 48(8), 1751\u20131755 (2001). \n                    https:\/\/doi.org\/10.1109\/16.936703","journal-title":"IEEE Trans. Electron Devices"},{"key":"55_CR2","doi-asserted-by":"publisher","unstructured":"Chauhan, Y.S.: Compact modeling of high voltage MOSFETs, p. 136 (2007). \n                    https:\/\/doi.org\/10.5075\/epfl-thesis-3915\n                    \n                  . \n                    http:\/\/infoscience.epfl.ch\/record\/109934","DOI":"10.5075\/epfl-thesis-3915"},{"issue":"11","key":"55_CR3","doi-asserted-by":"publisher","first-page":"1801","DOI":"10.1016\/j.sse.2006.09.002","volume":"50","author":"YS Chauhan","year":"2006","unstructured":"Chauhan, Y.S., et al.: Scalable general high voltage MOSFET model including quasi-saturation and self-heating effects. Solid-State Electron. 50(11), 1801\u20131813 (2006). \n                    https:\/\/doi.org\/10.1016\/j.sse.2006.09.002\n                    \n                  . \n                    http:\/\/www.sciencedirect.com\/science\/article\/pii\/S0038110106002966","journal-title":"Solid-State Electron."},{"key":"55_CR4","doi-asserted-by":"publisher","unstructured":"Anghel, C., et al.: Physical modelling strategy for (quasi-) saturation effects in lateral DMOS transistor based on the concept of intrinsic drain voltage. In: 2001 International Semiconductor Conference. CAS 2001 Proceedings (Cat. No. 01TH8547), vol. 2, pp. 417\u2013420, October 2001. \n                    https:\/\/doi.org\/10.1109\/SMICND.2001.967497","DOI":"10.1109\/SMICND.2001.967497"},{"key":"55_CR5","doi-asserted-by":"publisher","unstructured":"Chauhan, Y.S., et al.: A compact DC and AC model for circuit simulation of high voltage VDMOS transistor. In: 7th International Symposium on Quality Electronic Design (ISQED 2006), pp. 109\u2013114, March 2006. \n                    https:\/\/doi.org\/10.1109\/ISQED.2006.7","DOI":"10.1109\/ISQED.2006.7"},{"key":"55_CR6","doi-asserted-by":"publisher","unstructured":"Pawel, S., Kusano, H., Nakamura, Y., Teich, W., Terashima, T., Netzel, M.: Simulator-independent capacitance macro model for power DMOS transistors. In: Proceedings of 2003 IEEE 15th International Symposium on Power Semiconductor Devices and ICs, ISPSD 2003, pp. 287\u2013290, April 2003. \n                    https:\/\/doi.org\/10.1109\/ISPSD.2003.1225284","DOI":"10.1109\/ISPSD.2003.1225284"},{"key":"55_CR7","doi-asserted-by":"publisher","unstructured":"Anghel, C., Chauhan, Y.S., Hefyene, N., Ionescu, A.M.: A physical analysis of HV MOSFET capacitance behaviour. In: Proceedings of the IEEE International Symposium on Industrial Electronics, ISIE 2005, vol. 2, pp. 473\u2013477, June 2005. \n                    https:\/\/doi.org\/10.1109\/ISIE.2005.1528963","DOI":"10.1109\/ISIE.2005.1528963"},{"issue":"7","key":"55_CR8","doi-asserted-by":"publisher","first-page":"602","DOI":"10.1109\/LED.2006.877275","volume":"27","author":"C Anghel","year":"2006","unstructured":"Anghel, C., et al.: New method for threshold voltage extraction of high-voltage mosfets based on gate-to-drain capacitance measurement. IEEE Electron Device Lett. 27(7), 602\u2013604 (2006). \n                    https:\/\/doi.org\/10.1109\/LED.2006.877275","journal-title":"IEEE Electron Device Lett."},{"key":"55_CR9","doi-asserted-by":"publisher","unstructured":"Chauhan, Y.S., et al.: Analysis and modeling of lateral non-uniform doping in high voltage MOSFETs. In: 2006 International Electron Devices Meeting, pp. 1\u20134, December 2006. \n                    https:\/\/doi.org\/10.1109\/IEDM.2006.347000","DOI":"10.1109\/IEDM.2006.347000"},{"key":"55_CR10","doi-asserted-by":"publisher","unstructured":"Chauhan, Y.S., Krummenacher, F., Gillon, R., Bakeroot, B., Declercq, M., Ionescu, A.M.: A new charge based compact model for Lateral Asymmetric MOSFET and its application to High Voltage MOSFET modeling. In: 20th International Conference on VLSI Design Held Jointly with 6th International Conference on Embedded Systems (VLSID 2007), pp. 177\u2013182, January 2007. \n                    https:\/\/doi.org\/10.1109\/VLSID.2007.15","DOI":"10.1109\/VLSID.2007.15"},{"key":"55_CR11","doi-asserted-by":"publisher","unstructured":"Roy, A.S., Chauhan, Y.S., Sallese, J.M., Enz, C.C., Ionescu, A.M., Declercq, M.: Partitioning scheme in lateral asymmetric most. In: 2006 European Solid-State Device Research Conference, pp. 307\u2013310, September 2006. \n                    https:\/\/doi.org\/10.1109\/ESSDER.2006.307699","DOI":"10.1109\/ESSDER.2006.307699"},{"key":"55_CR12","doi-asserted-by":"publisher","unstructured":"Roy, A.S., Chauhan, Y.S., Enz, C.C., Sallese, J.M.: Noise modeling in lateral asymmetric MOSFET. In: 2006 International Electron Devices Meeting, pp. 1\u20134, December 2006. \n                    https:\/\/doi.org\/10.1109\/IEDM.2006.346994","DOI":"10.1109\/IEDM.2006.346994"},{"issue":"2","key":"55_CR13","doi-asserted-by":"publisher","first-page":"714","DOI":"10.1109\/TED.2012.2218112","volume":"60","author":"S Khandelwal","year":"2013","unstructured":"Khandelwal, S., Sharma, S., Chauhan, Y.S., Gneiting, T., Fjeldly, T.A.: Modeling and simulation methodology for SOA-aware circuit design in DC and pulsed-mode operation of HV MOSFETs. IEEE Trans. Electron Devices 60(2), 714\u2013718 (2013). \n                    https:\/\/doi.org\/10.1109\/TED.2012.2218112","journal-title":"IEEE Trans. Electron Devices"},{"key":"55_CR14","doi-asserted-by":"publisher","unstructured":"D\u2019Halleweyn, N.V., Tiemeijer, L.F., Benson, J., Redman-White, W.: Charge model for SOI LDMOST with lateral doping gradient. In: Proceedings of the 13th International Symposium on Power Semiconductor Devices and ICs, ISPSD 2001, pp. 291\u2013294 (2001). \n                    https:\/\/doi.org\/10.1109\/ISPSD.2001.934612","DOI":"10.1109\/ISPSD.2001.934612"},{"key":"55_CR15","unstructured":"Level = 88 HV MOS Model. \n                    https:\/\/www.silvaco.com.cn\/tech_lib_eda\/kbase\/ams\/pdf\/hvmos_jpws.pdf"},{"issue":"1","key":"55_CR16","doi-asserted-by":"publisher","first-page":"83","DOI":"10.1007\/BF01239381","volume":"8","author":"CC Enz","year":"1995","unstructured":"Enz, C.C., Krummenacher, F., Vittoz, E.A.: An analytical MOS transistor model valid in all regions of operation and dedicated to low-voltage and low-current applications. Analog Integr. Circuits Signal Process. 8(1), 83\u2013114 (1995). \n                    https:\/\/doi.org\/10.1007\/BF01239381","journal-title":"Analog Integr. Circuits Signal Process."},{"issue":"11","key":"55_CR17","doi-asserted-by":"publisher","first-page":"1581","DOI":"10.1016\/j.sse.2007.09.024","volume":"51","author":"YS Chauhan","year":"2007","unstructured":"Chauhan, Y.S., Gillon, R., Bakeroot, B., Krummenacher, F., Declercq, M., Ionescu, A.M.: An EKV-based high voltage MOSFET model with improved mobility and drift model. Solid-State Electron. 51(11), 1581\u20131588 (2007). \n                    https:\/\/doi.org\/10.1016\/j.sse.2007.09.024\n                    \n                  . \n                    http:\/\/www.sciencedirect.com\/science\/article\/pii\/S0038110107003437\n                    \n                  . Special Issue: Papers Selected from the 36th European Solid-State Device Research Conference - ESSDERC 2006","journal-title":"Solid-State Electron."},{"key":"55_CR18","doi-asserted-by":"publisher","unstructured":"Chauhan, Y.S., et al.: A highly scalable high voltage MOSFET model. In: 2006 European Solid-State Device Research Conference, pp. 270\u2013273, September 2006. \n                    https:\/\/doi.org\/10.1109\/ESSDER.2006.307690","DOI":"10.1109\/ESSDER.2006.307690"},{"key":"55_CR19","unstructured":"Subramanian, V.: High voltage MOSFET technology, models, and applications. In: 12th MOS-AK Workshop (2012)"},{"key":"55_CR20","doi-asserted-by":"publisher","unstructured":"Agnihotri, S., Ghosh, S., Dasgupta, A., Chauhan, Y.S., Khandelwal, S.: A surface potential based model for GaN HEMTs. In: 2013 IEEE Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics (PrimeAsia), pp. 175\u2013179, December 2013. \n                    https:\/\/doi.org\/10.1109\/PrimeAsia.2013.6731200","DOI":"10.1109\/PrimeAsia.2013.6731200"},{"key":"55_CR21","doi-asserted-by":"publisher","unstructured":"Ghosh, S., et al.: Modeling of temperature effects in a surface-potential based ASM-HEMT model. In: 2014 IEEE 2nd International Conference on Emerging Electronics (ICEE), pp. 1\u20134, December 2014. \n                    https:\/\/doi.org\/10.1109\/ICEmElec.2014.7151197","DOI":"10.1109\/ICEmElec.2014.7151197"},{"issue":"6","key":"55_CR22","doi-asserted-by":"publisher","first-page":"174","DOI":"10.1109\/JEDS.2014.2347991","volume":"2","author":"A Dasgupta","year":"2014","unstructured":"Dasgupta, A., Khandelwal, S., Chauhan, Y.S.: Compact modeling of flicker noise in HEMTs. IEEE J. Electron Devices Soc. 2(6), 174\u2013178 (2014). \n                    https:\/\/doi.org\/10.1109\/JEDS.2014.2347991","journal-title":"IEEE J. Electron Devices Soc."},{"key":"55_CR23","doi-asserted-by":"publisher","unstructured":"Dasgupta, A., Ghosh, S., Chauhan, Y.S., Khandelwal, S.: ASM-HEMT: compact model for GaN HEMTs. In: 2015 IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC), pp. 495\u2013498, June 2015. \n                    https:\/\/doi.org\/10.1109\/EDSSC.2015.7285159","DOI":"10.1109\/EDSSC.2015.7285159"},{"key":"55_CR24","doi-asserted-by":"publisher","unstructured":"Khandelwal, S., Ghosh, S., Chauhan, Y.S., Iniguez, B., Fjeldly, T.A.: Surface-potential-based RF large signal model for GaN HEMTs. In: 2015 IEEE Compound Semiconductor Integrated Circuit Symposium (CSICS), pp. 1\u20134, October 2015. \n                    https:\/\/doi.org\/10.1109\/CSICS.2015.7314527","DOI":"10.1109\/CSICS.2015.7314527"},{"key":"55_CR25","doi-asserted-by":"publisher","unstructured":"Ahsan, S.A., Ghosh, S., Khandelwal, S., Chauhan, Y.S.: Modeling of kink-effect in RF behaviour of GaN HEMTs using ASM-HEMT model. In: 2016 IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC), pp. 426\u2013429, August 2016. \n                    https:\/\/doi.org\/10.1109\/EDSSC.2016.7785299","DOI":"10.1109\/EDSSC.2016.7785299"},{"issue":"4","key":"55_CR26","doi-asserted-by":"publisher","first-page":"897","DOI":"10.1109\/TED.2006.870423","volume":"53","author":"ACT Aarts","year":"2006","unstructured":"Aarts, A.C.T., Kloosterman, W.J.: Compact modeling of high-voltage LDMOS devices including quasi-saturation. IEEE Trans. Electron Devices 53(4), 897\u2013902 (2006). \n                    https:\/\/doi.org\/10.1109\/TED.2006.870423","journal-title":"IEEE Trans. Electron Devices"},{"issue":"2","key":"55_CR27","doi-asserted-by":"publisher","first-page":"234","DOI":"10.1109\/TED.2013.2283084","volume":"61","author":"YS Chauhan","year":"2014","unstructured":"Chauhan, Y.S., et al.: BSIM6: analog and RF compact model for bulk MOSFET. IEEE Trans. Electron Devices 61(2), 234\u2013244 (2014). \n                    https:\/\/doi.org\/10.1109\/TED.2013.2283084","journal-title":"IEEE Trans. Electron Devices"},{"key":"55_CR28","unstructured":"Chauhan, Y.S., et al.: BSIM6: symmetric bulk MOSFET model. In: Workshop on Compact Modeling (WCM), June 2012"},{"key":"55_CR29","unstructured":"Gupta, C., et al.: BSIM-BULK 106.2.0 Technical Manual. \n                    http:\/\/bsim.berkeley.edu\/models\/bsimbulk\/"},{"key":"55_CR30","unstructured":"Chauhan, Y.S., et al.: BSIM compact MOSFET models for spice simulation. In: Proceedings of the 20th International Conference Mixed Design of Integrated Circuits and Systems - MIXDES 2013, pp. 23\u201328, June 2013"},{"key":"55_CR31","doi-asserted-by":"publisher","unstructured":"Dutta, A., Sirohi, S., Ethirajan, T., Agarwal, H., Chauhan, Y.S., Williams, R.Q.: BSIM6 - benchmarking the next-generation MOSFET model for RF applications. In: 2014 27th International Conference on VLSI Design and 2014 13th International Conference on Embedded Systems, pp. 421\u2013426, January 2014. \n                    https:\/\/doi.org\/10.1109\/VLSID.2014.79","DOI":"10.1109\/VLSID.2014.79"},{"key":"55_CR32","doi-asserted-by":"publisher","unstructured":"Agarwal, H., et al.: Recent enhancements in BSIM6 bulk MOSFET model. In: 2013 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD), pp. 53\u201356, September 2013. \n                    https:\/\/doi.org\/10.1109\/SISPAD.2013.6650572","DOI":"10.1109\/SISPAD.2013.6650572"},{"key":"55_CR33","doi-asserted-by":"publisher","unstructured":"Chalkiadaki, M.A., et al.: Evaluation of the BSIM6 compact MOSFET model\u2019s scalability in 40 nm CMOS technology. In: 2012 Proceedings of the European Solid-State Device Research Conference (ESSDERC), pp. 50\u201353, September 2012. \n                    https:\/\/doi.org\/10.1109\/ESSDERC.2012.6343331","DOI":"10.1109\/ESSDERC.2012.6343331"},{"issue":"4","key":"55_CR34","doi-asserted-by":"publisher","first-page":"355","DOI":"10.1109\/JEDS.2015.2424686","volume":"3","author":"H Agarwal","year":"2015","unstructured":"Agarwal, H., Khandelwal, S., Dey, S., Hu, C., Chauhan, Y.S.: Analytical modeling of flicker noise in halo implanted MOSFETs. IEEE J. Electron Devices Soc. 3(4), 355\u2013360 (2015). \n                    https:\/\/doi.org\/10.1109\/JEDS.2015.2424686","journal-title":"IEEE J. Electron Devices Soc."},{"key":"55_CR35","doi-asserted-by":"publisher","unstructured":"Mohamed, N., Agarwal, H., Gupta, C., Chauhan, Y.S.: Compact modeling of nonquasi-static effect in bulk MOSFETs for RF circuit design in sub-THz regime. In: 2016 3rd International Conference on Emerging Electronics (ICEE), pp. 1\u20134, December 2016. \n                    https:\/\/doi.org\/10.1109\/ICEmElec.2016.8074573","DOI":"10.1109\/ICEmElec.2016.8074573"},{"key":"55_CR36","unstructured":"Dabhi, C.K., et al.: BSIM4 User Manual. \n                    http:\/\/bsim.berkeley.edu\/models\/bsim4\/"},{"issue":"10","key":"55_CR37","doi-asserted-by":"publisher","first-page":"1399","DOI":"10.1109\/TCAD.2004.835125","volume":"23","author":"NV D\u2019Halleweyn","year":"2004","unstructured":"D\u2019Halleweyn, N.V., Benson, J., Redman-White, W., Mistry, K., Swanenberg, M.: MOOSE: a physically based compact DC model of SOI LDMOSFETs for analogue circuit simulation. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 23(10), 1399\u20131410 (2004). \n                    https:\/\/doi.org\/10.1109\/TCAD.2004.835125","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"issue":"5","key":"55_CR38","doi-asserted-by":"publisher","first-page":"244","DOI":"10.4103\/0256-4602.44655","volume":"25","author":"YS Chauhan","year":"2008","unstructured":"Chauhan, Y.S., Gillon, R., Declercq, M., Ionescu, A.M.: Impact of lateral nonuniform doping and hot carrier injection on capacitance behavior of high voltage MOSFETs. IETE Tech. Rev. 25(5), 244\u2013250 (2008)","journal-title":"IETE Tech. Rev."},{"issue":"6","key":"55_CR39","doi-asserted-by":"publisher","first-page":"1527","DOI":"10.1109\/TED.2007.896597","volume":"54","author":"YS Chauhan","year":"2007","unstructured":"Chauhan, Y.S., Krummenacher, F., Gillon, R., Bakeroot, B., Declercq, M.J., Ionescu, A.M.: Compact modeling of lateral nonuniform doping in high-voltage MOSFETs. IEEE Trans. Electron Devices 54(6), 1527\u20131539 (2007)","journal-title":"IEEE Trans. Electron Devices"},{"key":"55_CR40","doi-asserted-by":"crossref","unstructured":"Chauhan, Y.S., Gillon, R., Declercq, M., Ionescu, A.M.: Impact of lateral non-uniform doping and hot carrier degradation on capacitance behavior of high voltage MOSFETs. In: ESSDERC 2007 \u2013 37th European Solid State Device Research Conference, pp. 426\u2013429, September 2007","DOI":"10.1109\/ESSDERC.2007.4430969"},{"key":"55_CR41","doi-asserted-by":"publisher","unstructured":"Sahoo, J.R., et al.: High voltage LDMOSFET modeling using BSIM6 as intrinsic-MOS model. In: 2013 IEEE Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics (PrimeAsia), pp. 56\u201361, December 2013. \n                    https:\/\/doi.org\/10.1109\/PrimeAsia.2013.6731178","DOI":"10.1109\/PrimeAsia.2013.6731178"},{"key":"55_CR42","doi-asserted-by":"publisher","unstructured":"Gupta, C., et al.: Modeling of high voltage LDMOSFET using industry standard BSIM6 MOS model. In: 2016 IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC), pp. 124\u2013127, August 2016. \n                    https:\/\/doi.org\/10.1109\/EDSSC.2016.7785225","DOI":"10.1109\/EDSSC.2016.7785225"},{"key":"55_CR43","unstructured":"Khandelwal, S., Ghosh, S., Ahsan, S.A., Dasgupta, A., Chauhan, Y.S.: ASM-HEMT 101.0.0 Technical Manual. \n                    http:\/\/iitk.ac.in\/asm\/"},{"issue":"10","key":"55_CR44","doi-asserted-by":"publisher","first-page":"3216","DOI":"10.1109\/TED.2013.2265320","volume":"60","author":"S Khandelwal","year":"2013","unstructured":"Khandelwal, S., et al.: Robust surface-potential-based compact model for GaN HEMT IC design. IEEE Trans. Electron Devices 60(10), 3216\u20133222 (2013). \n                    https:\/\/doi.org\/10.1109\/TED.2013.2265320","journal-title":"IEEE Trans. Electron Devices"},{"key":"55_CR45","doi-asserted-by":"publisher","unstructured":"Sharma, K., Dasgupta, A., Ghosh, S., Ahsan, S.A., Khandelwal, S., Chauhan, Y.S.: Effect of access region and field plate on capacitance behavior of GaN HEMT. In: 2015 IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC), pp. 499\u2013502, June 2015. \n                    https:\/\/doi.org\/10.1109\/EDSSC.2015.7285160","DOI":"10.1109\/EDSSC.2015.7285160"},{"issue":"2","key":"55_CR46","doi-asserted-by":"publisher","first-page":"565","DOI":"10.1109\/TED.2015.2504726","volume":"63","author":"SA Ahsan","year":"2016","unstructured":"Ahsan, S.A., Ghosh, S., Sharma, K., Dasgupta, A., Khandelwal, S., Chauhan, Y.S.: Capacitance modeling in dual field-plate power GaN HEMT for accurate switching behavior. IEEE Trans. Electron Devices 63(2), 565\u2013572 (2016). \n                    https:\/\/doi.org\/10.1109\/TED.2015.2504726","journal-title":"IEEE Trans. Electron Devices"},{"issue":"5","key":"55_CR47","doi-asserted-by":"publisher","first-page":"310","DOI":"10.1109\/JEDS.2017.2724839","volume":"5","author":"SA Ahsan","year":"2017","unstructured":"Ahsan, S.A., Ghosh, S., Khandelwal, S., Chauhan, Y.S.: Physics-based multi-bias RF large-signal GaN HEMT modeling and parameter extraction flow. IEEE J. Electron Devices Soc. 5(5), 310\u2013319 (2017). \n                    https:\/\/doi.org\/10.1109\/JEDS.2017.2724839","journal-title":"IEEE J. Electron Devices Soc."},{"issue":"10","key":"55_CR48","doi-asserted-by":"publisher","first-page":"918","DOI":"10.1109\/LMWC.2017.2746661","volume":"27","author":"SA Ahsan","year":"2017","unstructured":"Ahsan, S.A., Pampori, A., Ghosh, S., Khandelwal, S., Chauhan, Y.S.: A new small-signal parameter extraction technique for large gate-periphery GaN HEMTs. IEEE Microw. Wirel. Compon. Lett. 27(10), 918\u2013920 (2017). \n                    https:\/\/doi.org\/10.1109\/LMWC.2017.2746661","journal-title":"IEEE Microw. Wirel. Compon. Lett."}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-32-9767-8_55","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,12]],"date-time":"2019-09-12T02:08:14Z","timestamp":1568254094000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-32-9767-8_55"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"ISBN":["9789813297661","9789813297678"],"references-count":48,"URL":"https:\/\/doi.org\/10.1007\/978-981-32-9767-8_55","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2019]]},"assertion":[{"value":"18 August 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VDAT","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on VLSI Design and Test","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Indore","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"India","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2019","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"4 July 2019","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"6 July 2019","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"23","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vdat2019a","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/vdat2019.iiti.ac.in\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Single-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Easychair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"199","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"63","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"32% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"-","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"No","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}