{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T23:52:09Z","timestamp":1743033129115,"version":"3.40.3"},"publisher-location":"Singapore","reference-count":22,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789813297661"},{"type":"electronic","value":"9789813297678"}],"license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-981-32-9767-8_56","type":"book-chapter","created":{"date-parts":[[2019,8,17]],"date-time":"2019-08-17T02:02:54Z","timestamp":1566007374000},"page":"679-693","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Technology Characterization Model and Scaling for Energy Management"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7240-7748","authenticated-orcid":false,"given":"Harshil","family":"Goyal","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7121-5979","authenticated-orcid":false,"given":"Vishwani D.","family":"Agrawal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2019,8,18]]},"reference":[{"key":"56_CR1","unstructured":"HSPICE Signal Integrity User Guide: Synopsys Inc., 700 East Middlefield Road, Mountain View, CA 94043 (2010)"},{"key":"56_CR2","unstructured":"Predictive Technology Model. Nanoscale Simulation and Modeling (NIMO) Group, Arizona State University (2012). \n                    http:\/\/ptm.asu.edu\/"},{"key":"56_CR3","unstructured":"Intel core i5\u20132500k processor specifications (2016). \n                    http:\/\/ark.intel.com\/products\/52210\/Intel-Core-i5-2500K-Processor-6M-Cache-up-to-3_70-GHz\n                    \n                  . Accessed 20 Feb 2016"},{"key":"56_CR4","doi-asserted-by":"crossref","unstructured":"Annavaram, M., Grochowski, E., Shen, J.: Mitigating Amdahl\u2019s law through EPI throttling. In: Proceedings of 32nd IEEE International Symposium on Computer Architecture (ISCA), pp. 298\u2013309 (2005)","DOI":"10.1145\/1080695.1069995"},{"issue":"5","key":"56_CR5","doi-asserted-by":"publisher","first-page":"67","DOI":"10.1145\/1941487.1941507","volume":"54","author":"S Borkar","year":"2011","unstructured":"Borkar, S., Chien, A.A.: The future of microprocessors. Commun. ACM 54(5), 67\u201377 (2011)","journal-title":"Commun. ACM"},{"issue":"2","key":"56_CR6","doi-asserted-by":"publisher","first-page":"253","DOI":"10.1109\/JPROC.2009.2034764","volume":"98","author":"RG Dreslinski","year":"2010","unstructured":"Dreslinski, R.G., Wieckowski, M., Blaauw, D., Sylvester, D., Mudge, T.: Near-threshold computing: reclaiming Moore\u2019s law through energy efficient integrated circuits. Proc. IEEE 98(2), 253\u2013266 (2010)","journal-title":"Proc. IEEE"},{"key":"56_CR7","doi-asserted-by":"crossref","unstructured":"Ghasemazar, M., Pakbaznia, E., Pedram, M.: Minimizing the power consumption of a chip multiprocessor under an average throughput constraint. In: Proceedings of 11th International Symposium on Quality Electronic Design (ISQED), pp. 362\u2013371, March 2010","DOI":"10.1109\/ISQED.2010.5450550"},{"key":"56_CR8","unstructured":"Goyal, H.: Characterizing processors for time and energy optimization. Master\u2019s thesis, Auburn University, Auburn, Alabama, USA, August 2016"},{"key":"56_CR9","unstructured":"Grochowski, E., Ronen, R., Shen, J., Wang, H.: Best of both latency and throughput. In: Proceedings of the International Conference on Computer Design, pp. 236\u2013243 (2004)"},{"key":"56_CR10","volume-title":"Digital Integrated Circuits","author":"JM Rabaey","year":"2002","unstructured":"Rabaey, J.M., Chandrakasan, A.P., Nikolic, B.: Digital Integrated Circuits, vol. 2. Prentice-Hall, Englewood Cliffs (2002)"},{"key":"56_CR11","doi-asserted-by":"publisher","first-page":"20","DOI":"10.1109\/MM.2012.12","volume":"32","author":"E Rotem","year":"2012","unstructured":"Rotem, E., Naveh, A., Rajwan, D., Ananthakrishnan, A., Weissmann, E.: Power-management architecture of the Intel micoarchitecture code-names Sandy Bridge. IEEE Micro 32, 20\u201327 (2012)","journal-title":"IEEE Micro"},{"key":"56_CR12","unstructured":"Rubio, J., Rajamani, K., Rawson, F., Hanson, H., Ghiasi, S., Keller, T.: Dynamic processor over-clocking for improving performance of power-constrained systems. Technical Report RC23666 (W0507-124), IBM Research Division, Austin Research Laboratory, Texas, USA, July 2005"},{"key":"56_CR13","unstructured":"Sankari, A.: Proactive thermal-aware scheduling. Ph.D. thesis, Auburn University, Auburn, Alabama, USA, December 2014"},{"key":"56_CR14","doi-asserted-by":"crossref","unstructured":"Sartori, J., Kumar, R.: Software canaries: software-based path delay fault testing for variation-aware energy-efficient design. In: Proceedings of International Symposium on Low Power Electronics and Design, pp. 159\u2013164 (2014)","DOI":"10.1145\/2627369.2627646"},{"key":"56_CR15","unstructured":"Shinde, A.: Managing performance and efficiency of a processor. Master\u2019s thesis, Auburn University, Auburn, Alabama, USA, December 2012"},{"key":"56_CR16","unstructured":"Travers, M.: CPU power consumption experiments and results analysis of Intel i7-4820K. Technical Report NCL-EEE-MICRO-TR-2015-19, Newcastle University, Newcastle-upon-Tyne, NE17RU, UK, June 2015"},{"key":"56_CR17","unstructured":"Venkataramani, P.: Reducing ATE test time by voltage and frequency scaling. Ph.D. thesis, Auburn University, Auburn, Alabama, USA, May 2014"},{"issue":"2","key":"56_CR18","doi-asserted-by":"publisher","first-page":"229","DOI":"10.1007\/s10836-014-5447-7","volume":"30","author":"P Venkataramani","year":"2014","unstructured":"Venkataramani, P., Sindia, S., Agrawal, V.D.: A test time theorem and its applications. J. Electron. Test.: Theory Appl. 30(2), 229\u2013236 (2014)","journal-title":"J. Electron. Test.: Theory Appl."},{"key":"56_CR19","series-title":"Series on Integrated Circuits and Systems","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-34501-7","volume-title":"Sub-Threshold Design for Ultra Low-Power Systems","author":"A Wang","year":"2006","unstructured":"Wang, A., Calhoun, B.H., Chandrakasan, A.P.: Sub-Threshold Design for Ultra Low-Power Systems. ICIR. Springer, Boston (2006). \n                    https:\/\/doi.org\/10.1007\/978-0-387-34501-7"},{"issue":"11","key":"56_CR20","doi-asserted-by":"publisher","first-page":"2514","DOI":"10.1109\/JSSC.2008.2005814","volume":"43","author":"J Wang","year":"2008","unstructured":"Wang, J., Calhoun, B.H.: Techniques to extend canary-based standby \n                    \n                      \n                    \n                    $$V_{DD}$$\n                   scaling for SRAMs to 45 nm and beyond. IEEE Jour. Solid-State Circ. 43(11), 2514\u20132523 (2008)","journal-title":"IEEE Jour. Solid-State Circ."},{"key":"56_CR21","unstructured":"Wong, H.: A comparison of Intel\u2019s 32nm and 22nm core i5 CPUs: power, voltage, temperature, and frequency (2012). \n                    http:\/\/blog.stuffedcow.net\/2012\/10\/intel32nm-22nm-core-i5-comparison\n                    \n                  . Accessed 13 Nov 2015"},{"issue":"7","key":"56_CR22","doi-asserted-by":"publisher","first-page":"1043","DOI":"10.1109\/TCAD.2014.2305838","volume":"33","author":"R Ye","year":"2014","unstructured":"Ye, R., Xu, Q.: Learning-based power management for multicore processors via idle period manipulation. IEEE Trans. Comput. Aided Des. 33(7), 1043\u20131055 (2014)","journal-title":"IEEE Trans. Comput. Aided Des."}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-32-9767-8_56","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,12]],"date-time":"2019-09-12T02:08:21Z","timestamp":1568254101000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-32-9767-8_56"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"ISBN":["9789813297661","9789813297678"],"references-count":22,"URL":"https:\/\/doi.org\/10.1007\/978-981-32-9767-8_56","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2019]]},"assertion":[{"value":"18 August 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VDAT","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on VLSI Design and Test","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Indore","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"India","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2019","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"4 July 2019","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"6 July 2019","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"23","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vdat2019a","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/vdat2019.iiti.ac.in\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Single-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Easychair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"199","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"63","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"32% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"-","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"No","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}