{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T23:05:32Z","timestamp":1743030332735,"version":"3.40.3"},"publisher-location":"Singapore","reference-count":15,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789813297661"},{"type":"electronic","value":"9789813297678"}],"license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-981-32-9767-8_58","type":"book-chapter","created":{"date-parts":[[2019,8,17]],"date-time":"2019-08-17T02:02:54Z","timestamp":1566007374000},"page":"702-715","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Performance Modelling and Dynamic Scheduling on Heterogeneous-ISA Multi-core Architectures"],"prefix":"10.1007","author":[{"given":"Nirmal Kumar","family":"Boran","sequence":"first","affiliation":[]},{"given":"Dinesh Kumar","family":"Yadav","sequence":"additional","affiliation":[]},{"given":"Rishabh","family":"Iyer","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,8,18]]},"reference":[{"key":"58_CR1","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2024716.2024718","volume":"39","author":"N Binkert","year":"2011","unstructured":"Binkert, N., et al.: The gem5 simulator. ACM SIGARCH Comput. Archit. News 39, 1\u20137 (2011)","journal-title":"ACM SIGARCH Comput. Archit. News"},{"doi-asserted-by":"crossref","unstructured":"Boran, N.K., Meghwal, R.P., Sharma, K., Kumar, B., Singh, V.: Performance modelling of heterogeneous ISA multicore architectures. In: 2016 IEEE East-West Design & Test Symposium (EWDTS), pp. 1\u20134. IEEE (2016)","key":"58_CR2","DOI":"10.1109\/EWDTS.2016.7807641"},{"issue":"1","key":"58_CR3","doi-asserted-by":"publisher","first-page":"261","DOI":"10.1145\/2189750.2151004","volume":"40","author":"M DeVuyst","year":"2012","unstructured":"DeVuyst, M., Venkat, A., Tullsen, D.M.: Execution migration in a heterogeneous-ISA chip multiprocessor. ACM SIGARCH Comput. Archit. News 40(1), 261\u2013272 (2012)","journal-title":"ACM SIGARCH Comput. Archit. News"},{"issue":"4","key":"58_CR4","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1186736.1186737","volume":"34","author":"John L. Henning","year":"2006","unstructured":"Henning, J.L.: SPEC CPU2006 benchmark descriptions. SIGARCH Comput. Archit. News (2006). \n                    https:\/\/doi.org\/10.1145\/1186736.1186737","journal-title":"ACM SIGARCH Computer Architecture News"},{"issue":"2","key":"58_CR5","doi-asserted-by":"publisher","first-page":"186","DOI":"10.1145\/1273440.1250686","volume":"35","author":"E Ipek","year":"2007","unstructured":"Ipek, E., Kirman, M., Kirman, N., Martinez, J.F.: Core fusion: accommodating software diversity in chip multiprocessors. ACM SIGARCH Comput. Archit. News 35(2), 186\u2013197 (2007)","journal-title":"ACM SIGARCH Comput. Archit. News"},{"unstructured":"Kumar, R., Farkas, K.I., Jouppi, N.P., Ranganathan, P., Tullsen, D.M.: Single-ISA heterogeneous multi-core architectures: the potential for processor power reduction. In: Proceedings of 36th Annual IEEE\/ACM International Symposium on Microarchitecture. MICRO-36, pp. 81\u201392. IEEE (2003)","key":"58_CR6"},{"doi-asserted-by":"crossref","unstructured":"Lee, W., Sunwoo, D., Emmons, C.D., Gerstlauer, A., John, L.: Exploring opportunities for heterogeneous-ISA core architectures in high-performance mobile SoCs. Technical Report UT-CERC-17-01, The University of Texas At Austin (2017)","key":"58_CR7","DOI":"10.1145\/3060403.3060408"},{"doi-asserted-by":"crossref","unstructured":"Li, S., Ahn, J.H., Strong, R.D., Brockman, J.B., Tullsen, D.M., Jouppi, N.P.: McPat: an integrated power, area, and timing modeling framework for multicore and manycore architectures. In: Proceedings of 42nd Annual IEEE\/ACM International Symposium on Microarchitecture. MICRO-42, pp. 469\u2013480. IEEE (2009)","key":"58_CR8","DOI":"10.1145\/1669112.1669172"},{"doi-asserted-by":"publisher","unstructured":"Lukefahr, A., et al.: Composite cores: pushing heterogeneity into a core. In: MICRO-45. IEEE Computer Society, Washington, DC (2012). \n                    https:\/\/doi.org\/10.1109\/MICRO.2012.37","key":"58_CR9","DOI":"10.1109\/MICRO.2012.37"},{"issue":"7","key":"58_CR10","doi-asserted-by":"publisher","first-page":"28-32, 53","DOI":"10.1109\/MSPEC.2010.5491011","volume":"47","author":"David Patterson","year":"2010","unstructured":"Patterson, D.: The trouble with multicore. IEEE Spectr. 47, 28\u201332, 53 (2010). \n                    https:\/\/doi.org\/10.1109\/MSPEC.2010.5491011","journal-title":"IEEE Spectrum"},{"doi-asserted-by":"crossref","unstructured":"Pricopi, M., Muthukaruppan, T.S., Venkataramani, V., Mitra, T., Vishin, S.: Power-performance modeling on asymmetric multi-cores. In: 2013 International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES), pp. 1\u201310. IEEE (2013)","key":"58_CR11","DOI":"10.1109\/CASES.2013.6662519"},{"issue":"4","key":"58_CR12","doi-asserted-by":"publisher","first-page":"64","DOI":"10.1109\/MM.2002.1028477","volume":"22","author":"B Sprunt","year":"2002","unstructured":"Sprunt, B.: The basics of performance-monitoring hardware. IEEE Micro 22(4), 64\u201371 (2002)","journal-title":"IEEE Micro"},{"unstructured":"Taylor, M.B., et al.: Evaluation of the raw microprocessor: an exposed-wire-delay architecture for ILP and streams. In: 31st International Symposium on Computer Architecture (ISCA 2004), 19\u201323 June 2004, Munich, Germany (2004)","key":"58_CR13"},{"issue":"3","key":"58_CR14","doi-asserted-by":"publisher","first-page":"213","DOI":"10.1145\/2366231.2337184","volume":"40","author":"K Craeynest Van","year":"2012","unstructured":"Van Craeynest, K., Jaleel, A., Eeckhout, L., Narvaez, P., Emer, J.: Scheduling heterogeneous multi-cores through performance impact estimation (PIE). ACM SIGARCH Comput. Archit. News 40(3), 213\u2013224 (2012)","journal-title":"ACM SIGARCH Comput. Archit. News"},{"doi-asserted-by":"crossref","unstructured":"Venkat, A., Tullsen, D.M.: Harnessing ISA diversity: design of a heterogeneous-ISA chip multiprocessor. In: 2014 ACM\/IEEE 41st International Symposium on Computer Architecture (ISCA), pp. 121\u2013132. IEEE (2014)","key":"58_CR15","DOI":"10.1109\/ISCA.2014.6853218"}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-32-9767-8_58","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,12]],"date-time":"2019-09-12T02:08:27Z","timestamp":1568254107000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-32-9767-8_58"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"ISBN":["9789813297661","9789813297678"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/978-981-32-9767-8_58","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2019]]},"assertion":[{"value":"18 August 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VDAT","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on VLSI Design and Test","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Indore","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"India","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2019","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"4 July 2019","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"6 July 2019","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"23","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vdat2019a","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/vdat2019.iiti.ac.in\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Single-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Easychair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"199","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"63","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"32% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"-","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"No","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}