{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,13]],"date-time":"2026-07-13T14:17:37Z","timestamp":1783952257940,"version":"3.55.0"},"publisher-location":"Singapore","reference-count":29,"publisher":"Springer Nature Singapore","isbn-type":[{"value":"9789819233830","type":"print"},{"value":"9789819233847","type":"electronic"}],"license":[{"start":{"date-parts":[[2026,7,14]],"date-time":"2026-07-14T00:00:00Z","timestamp":1783987200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2026,7,14]],"date-time":"2026-07-14T00:00:00Z","timestamp":1783987200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2027]]},"DOI":"10.1007\/978-981-92-3384-7_46","type":"book-chapter","created":{"date-parts":[[2026,7,13]],"date-time":"2026-07-13T13:24:38Z","timestamp":1783949078000},"page":"544-558","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["SRA-SVA: A Framework for Spec-RTL Alignment via a Fine-Tuned Small Multimodal Model for SystemVerilog Assertion Generation"],"prefix":"10.1007","author":[{"given":"Nuoyan","family":"Guo","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yunting","family":"Xian","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2026,7,14]]},"reference":[{"issue":"11s","key":"46_CR1","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3510578","volume":"54","author":"H Witharana","year":"2022","unstructured":"Witharana, H., et al.: A survey on assertion-based hardware verification. ACM Comput. Surv. 54(11s), 1\u201333 (2022). https:\/\/doi.org\/10.1145\/3510578","journal-title":"ACM Comput. Surv."},{"key":"46_CR2","doi-asserted-by":"publisher","first-page":"626","DOI":"10.1109\/DATE.2010.5457129","volume-title":"DATE 2010","author":"S Vasudevan","year":"2010","unstructured":"Vasudevan, S., Sheridan, D., Patel, S., Tcheng, D., Tuohy, B., Johnson, D.: Goldmine: automatic assertion generation using data mining and static analysis. In: DATE 2010, pp. 626\u2013629. IEEE (2010). https:\/\/doi.org\/10.1109\/DATE.2010.5457129"},{"key":"46_CR3","doi-asserted-by":"publisher","first-page":"37:1","DOI":"10.1145\/3061639.3062206","volume-title":"Proceedings of the 54th Annual Design Automation Conference (DAC)","author":"A Danese","year":"2017","unstructured":"Danese, A., Dalla Riva, N., Pravadelli, G.: A-TEAM: automatic template-based assertion miner. In: Proceedings of the 54th Annual Design Automation Conference (DAC), pp. 37:1\u201337:6. ACM (2017). https:\/\/doi.org\/10.1145\/3061639.3062206"},{"issue":"11","key":"46_CR4","doi-asserted-by":"publisher","first-page":"4277","DOI":"10.1109\/TCAD.2022.3197525","volume":"41","author":"S Germiniani","year":"2022","unstructured":"Germiniani, S., Pravadelli, G.: HARM: a hint-based assertion miner. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 41(11), 4277\u20134288 (2022). https:\/\/doi.org\/10.1109\/TCAD.2022.3197525","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"46_CR5","doi-asserted-by":"publisher","first-page":"535","DOI":"10.1109\/DAC18074.2021.9586118","volume-title":"2021 58th ACM\/IEEE Design Automation Conference (DAC)","author":"M Orenes-Vera","year":"2021","unstructured":"Orenes-Vera, M., et al.: AutoSVA: democratizing formal verification of RTL module interactions. In: 2021 58th ACM\/IEEE Design Automation Conference (DAC), pp. 535\u2013540. IEEE, San Francisco (2021). https:\/\/doi.org\/10.1109\/DAC18074.2021.9586118"},{"key":"46_CR6","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/ITC44778.2020.9325264","volume-title":"2020 IEEE International Test Conference (ITC)","author":"SJ Frederiksen","year":"2020","unstructured":"Frederiksen, S.J., et al.: Automated assertion generation from natural language specifications. In: 2020 IEEE International Test Conference (ITC), pp. 1\u20135. IEEE, Washington, DC (2020). https:\/\/doi.org\/10.1109\/ITC44778.2020.9325264"},{"key":"46_CR7","doi-asserted-by":"publisher","first-page":"126","DOI":"10.1109\/ATS56056.2022.00034","volume-title":"In: 2022 IEEE 31st Asian Test Symposium (ATS)","author":"F Aditi","year":"2022","unstructured":"Aditi, F., Hsiao, M.S.: Hybrid rule-based and machine learning system for assertion generation from natural language specifications. In: 2022 IEEE 31st Asian Test Symposium (ATS), pp. 126\u2013131. IEEE, Taichung City (2022). https:\/\/doi.org\/10.1109\/ATS56056.2022.00034"},{"key":"46_CR8","doi-asserted-by":"publisher","first-page":"966","DOI":"10.3850\/9783981537079_0334","volume-title":"Proceedings of the 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE)","author":"B Harris","year":"2016","unstructured":"Harris, B., Harris, G.: GLAsT: learning formal grammars to translate natural language specifications into hardware assertions. In: Proceedings of the 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 966\u2013971. Research Publishing Services (2016). https:\/\/doi.org\/10.3850\/9783981537079_0334"},{"key":"46_CR9","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/LAD62341.2024.10691792","volume-title":"2024 IEEE LLM Aided Design Workshop (LAD)","author":"W Fang","year":"2024","unstructured":"Fang, W., et al.: AssertLLM: generating hardware verification assertions from design specifications via multi-LLMs. In: 2024 IEEE LLM Aided Design Workshop (LAD), pp. 1\u20131. IEEE, San Jose (2024). https:\/\/doi.org\/10.1109\/LAD62341.2024.10691792"},{"key":"46_CR10","unstructured":"Wu, F., et al.: Spec2Assertion: automatic pre-RTL assertion generation using large language models with progressive regularization. arXiv preprint https:\/\/arxiv.org\/abs\/2505.07995 (2025)"},{"key":"46_CR11","unstructured":"Tian, E., Ci, Y., Yang, Q., Li, Y., Lyu, Z.: AssertCoder: LLM-based assertion generation via multimodal specification extraction. arXiv preprint https:\/\/arxiv.org\/abs\/2507.10338 (2025)"},{"key":"46_CR12","doi-asserted-by":"crossref","unstructured":"Lyu, H., et al.: AssertGen: enhancement of LLM-aided assertion generation through cross-layer signal bridging. https:\/\/arxiv.org\/abs\/2509.23674 (2025)","DOI":"10.1109\/ATS66998.2025.00013"},{"key":"46_CR13","doi-asserted-by":"publisher","first-page":"614","DOI":"10.1145\/3658617.3697756","volume-title":"ASP-DAC 2025 \u2013 30th Asia and South Pacific Design Automation Conference, Proceedings","author":"Z Yan","year":"2025","unstructured":"Yan, Z., et al.: AssertLLM: generating hardware verification assertions from design specifications via multi-LLMs. In: ASP-DAC 2025 \u2013 30th Asia and South Pacific Design Automation Conference, Proceedings, pp. 614\u2013621. IEEE, Tokyo (2025). https:\/\/doi.org\/10.1145\/3658617.3697756"},{"key":"46_CR14","doi-asserted-by":"publisher","first-page":"680","DOI":"10.1109\/ISVLSI61997.2024.00130","volume-title":"2024 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","author":"B Mali","year":"2024","unstructured":"Mali, B., et al.: ChIRAAG: ChatGPT informed rapid and automated assertion generation. In: 2024 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), pp. 680\u2013683. IEEE, Knoxville (2024). https:\/\/doi.org\/10.1109\/ISVLSI61997.2024.00130"},{"key":"46_CR15","first-page":"1","volume-title":"2025 Design, Automation & Test in Europe Conference (DATE)","author":"V Pulavarthi","year":"2025","unstructured":"Pulavarthi, V., Nandal, D., Dan, S., Pal, D.: Are LLMs ready for practical adoption for assertion generation? In: 2025 Design, Automation & Test in Europe Conference (DATE), pp. 1\u20137. IEEE (2025)"},{"key":"46_CR16","doi-asserted-by":"publisher","unstructured":"Menon, A., et al.: Enhancing large language models for hardware verification: a novel SystemVerilog assertion dataset. ACM Trans. Des. Autom. Electron. Syst. (2025). https:\/\/doi.org\/10.1145\/3764934","DOI":"10.1145\/3764934"},{"key":"46_CR17","doi-asserted-by":"publisher","first-page":"117","DOI":"10.1016\/S0065-2458(03)58003-2","volume":"58","author":"A Biere","year":"2003","unstructured":"Biere, A., Cimatti, A., Clarke, E.M., Strichman, O., Zhu, Y.: Bounded model checking. Adv. Comput. 58, 117\u2013148 (2003). https:\/\/doi.org\/10.1016\/S0065-2458(03)58003-2","journal-title":"Adv. Comput."},{"key":"46_CR18","unstructured":"YosysHQ: SymbiYosys (sby) Documentation. https:\/\/symbiyosys.readthedocs.io\/en\/latest\/. Last accessed 18 Mar 2026"},{"key":"46_CR19","doi-asserted-by":"publisher","first-page":"337","DOI":"10.1007\/978-3-540-78800-3_24","volume-title":"International Conference on Tools and Algorithms for the Construction and Analysis of Systems","author":"L de Moura","year":"2008","unstructured":"de Moura, L., Bj\u00f8rner, N.: Z3: an efficient SMT solver. In: International Conference on Tools and Algorithms for the Construction and Analysis of Systems, pp. 337\u2013340. Springer (2008). https:\/\/doi.org\/10.1007\/978-3-540-78800-3_24"},{"key":"46_CR20","doi-asserted-by":"publisher","first-page":"174","DOI":"10.1007\/978-3-642-00768-2_16","volume-title":"Tools and Algorithms for the Construction and Analysis of Systems (TACAS)","author":"R Brummayer","year":"2009","unstructured":"Brummayer, R., Biere, A.: Boolector: an efficient SMT solver for bit-vectors and arrays. In: Tools and Algorithms for the Construction and Analysis of Systems (TACAS), pp. 174\u2013177. Springer (2009). https:\/\/doi.org\/10.1007\/978-3-642-00768-2_16"},{"key":"46_CR21","volume-title":"2021 Second Document Intelligence Workshop at KDD","author":"G Parthasarathy","year":"2021","unstructured":"Parthasarathy, G., Nanda, S., Choudhary, P., Patil, P.: SpecToSVA: circuit specification document to SystemVerilog assertion translation. In: 2021 Second Document Intelligence Workshop at KDD (2021)"},{"key":"46_CR22","doi-asserted-by":"publisher","first-page":"598","DOI":"10.23919\/DATE.2019.8714857","volume-title":"2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)","author":"J Zhao","year":"2019","unstructured":"Zhao, J., Harris, I.G.: Automatic assertion generation from natural language specifications using subtree analysis. In: 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 598\u2013601. IEEE, Florence (2019). https:\/\/doi.org\/10.23919\/DATE.2019.8714857"},{"key":"46_CR23","unstructured":"Orenes-Vera, M., Martonosi, M., Wentzlaff, D.: Using LLMs to facilitate formal verification of RTL. https:\/\/arxiv.org\/abs\/2309.09437 (2023)"},{"key":"46_CR24","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/VTS60656.2024.10538589","volume-title":"2024 IEEE 42nd VLSI Test Symposium (VTS)","author":"M Liu","year":"2024","unstructured":"Liu, M., et al.: Domain-adapted LLMs for VLSI design and verification: a case study on formal verification. In: 2024 IEEE 42nd VLSI Test Symposium (VTS), pp. 1\u20134. IEEE, Tempe (2024). https:\/\/doi.org\/10.1109\/VTS60656.2024.10538589"},{"key":"46_CR25","unstructured":"Bai, S., et al.: Qwen2.5-VL technical report. https:\/\/arxiv.org\/abs\/2502.13923 [cs.CV] (2025)"},{"key":"46_CR26","unstructured":"Ye, J., et al.: mPLUG-Owl3: towards long image-sequence understanding in multi-modal large language models. https:\/\/arxiv.org\/abs\/2408.04840 (2024)"},{"key":"46_CR27","unstructured":"OpenGVLab Team: InternVL2: better than the best \u2013 expanding performance boundaries of open-source multimodal models with the progressive scaling strategy. Blog post (2024). https:\/\/internvl.github.io\/blog\/2024-07-02-InternVL-2.0. Last accessed 18 Mar 2026"},{"key":"46_CR28","doi-asserted-by":"publisher","first-page":"26286","DOI":"10.1109\/CVPR52733.2024.02484","volume-title":"2024 IEEE\/CVF Conference on Computer Vision and Pattern Recognition (CVPR)","author":"H Liu","year":"2024","unstructured":"Liu, H., et al.: Improved baselines with visual instruction tuning. In: 2024 IEEE\/CVF Conference on Computer Vision and Pattern Recognition (CVPR), pp. 26286\u201326296. IEEE, Seattle (2024). https:\/\/doi.org\/10.1109\/CVPR52733.2024.02484"},{"key":"46_CR29","volume-title":"International Conference on Learning Representations (ICLR)","author":"EJ Hu","year":"2022","unstructured":"Hu, E.J., et al.: LoRA: low-rank adaptation of large language models. In: International Conference on Learning Representations (ICLR) (2022)"}],"container-title":["Lecture Notes in Computer Science","Advanced Intelligent Computing Technology and Applications"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-92-3384-7_46","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,7,13]],"date-time":"2026-07-13T13:24:39Z","timestamp":1783949079000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-981-92-3384-7_46"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,7,14]]},"ISBN":["9789819233830","9789819233847"],"references-count":29,"URL":"https:\/\/doi.org\/10.1007\/978-981-92-3384-7_46","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,7,14]]},"assertion":[{"value":"14 July 2026","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ICIC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Intelligent Computing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Toronto","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Canada","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2026","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"22 July 2026","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"26 July 2026","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"22","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"icic2026a","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/www.ic-icc.cn\/2026\/index.htm","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}