{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,23]],"date-time":"2026-08-23T14:31:12Z","timestamp":1787495472963,"version":"build-2736575974"},"publisher-location":"Singapore","reference-count":27,"publisher":"Springer Nature Singapore","isbn-type":[{"value":"9789819248049","type":"print"},{"value":"9789819248056","type":"electronic"}],"license":[{"start":{"date-parts":[[2026,8,24]],"date-time":"2026-08-24T00:00:00Z","timestamp":1787529600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2026,8,24]],"date-time":"2026-08-24T00:00:00Z","timestamp":1787529600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2027]]},"DOI":"10.1007\/978-981-92-4805-6_15","type":"book-chapter","created":{"date-parts":[[2026,8,23]],"date-time":"2026-08-23T13:46:45Z","timestamp":1787492805000},"page":"221-237","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["SysVCoder: An LLM-Driven Framework for\u00a0Systematic Generation of\u00a0System-Level Design"],"prefix":"10.1007","author":[{"given":"Jian","family":"Zuo","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Junzhe","family":"Liu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xianyong","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chen","family":"Liang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Navya","family":"Goli","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9724-1585","authenticated-orcid":false,"given":"Umamaheswara Rao","family":"Tida","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0554-3608","authenticated-orcid":false,"given":"Zhenge","family":"Jia","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9526-6634","authenticated-orcid":false,"given":"Zhaoyan","family":"Shen","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7891-5436","authenticated-orcid":false,"given":"Mengying","family":"Zhao","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2026,8,24]]},"reference":[{"key":"15_CR1","unstructured":"Chang, K., et al.: ChipGPT: how far are we from natural language hardware design. arXiv preprint arXiv:2305.14019 (2023)"},{"key":"15_CR2","unstructured":"Chen, M., et al.: Evaluating large language models trained on code (2021). arXiv preprint arXiv:2107.03374"},{"key":"15_CR3","unstructured":"Dehaerne, E., Dey, B., Halder, S., De Gendt, S.: A deep learning framework for verilog autocompletion towards design and verification automation (2023). arXiv preprint arXiv:2304.13840"},{"key":"15_CR4","doi-asserted-by":"crossref","unstructured":"Gao, M., et al.: AutoVCoder: a systematic framework for automated Verilog code generation using LLMs. In: 2024 IEEE 42nd International Conference on Computer Design (ICCD), pp. 162\u2013169. IEEE (2024)","DOI":"10.1109\/ICCD63220.2024.00033"},{"key":"15_CR5","doi-asserted-by":"crossref","unstructured":"Ho, C.T., Ren, H., Khailany, B.: VerilogCoder: autonomous Verilog coding agents with graph-based planning and abstract syntax tree (AST)-based waveform tracing tool. In: Proceedings of the AAAI Conference on Artificial Intelligence, vol. 39, pp. 300\u2013307 (2025)","DOI":"10.1609\/aaai.v39i1.32007"},{"key":"15_CR6","unstructured":"Hu, E.J., et al.: LoRA: low-rank adaptation of large language models. In: ICLR, vol. 1, no. 2, p. 3 (2022)"},{"key":"15_CR7","unstructured":"Liu, F., et al.: Exploring and evaluating hallucinations in LLM-powered code generation. arXiv preprint arXiv:2404.00971 (2024)"},{"key":"15_CR8","unstructured":"Liu, M., et al.: ChipNeMo: domain-adapted LLMs for chip design (2023). arXiv preprint arXiv:2311.00176"},{"key":"15_CR9","doi-asserted-by":"crossref","unstructured":"Liu, M., Pinckney, N., Khailany, B., Ren, H.: VerilogEval: evaluating large language models for Verilog code generation. In: 2023 IEEE\/ACM International Conference on Computer Aided Design (ICCAD), pp. 1\u20138. IEEE (2023)","DOI":"10.1109\/ICCAD57390.2023.10323812"},{"key":"15_CR10","doi-asserted-by":"crossref","unstructured":"Liu, S., et al.: RTLCoder: fully open-source and efficient LLM-assisted RTL code generation technique. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. (2024)","DOI":"10.1109\/TCAD.2024.3483089"},{"key":"15_CR11","doi-asserted-by":"crossref","unstructured":"Lu, Y., Liu, S., Zhang, Q., Xie, Z.: RTLLM: an open-source benchmark for design RTL generation with large language model. In: 2024 29th Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 722\u2013727. IEEE (2024)","DOI":"10.1109\/ASP-DAC58780.2024.10473904"},{"key":"15_CR12","unstructured":"Pei, Z., Zhen, H., Yuan, M., Huang, Y., Yu, B.: BetterV: controlled Verilog generation with discriminative guidance. In: International Conference on Machine Learning, pp. 40145\u201340153. PMLR (2024)"},{"key":"15_CR13","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"451","DOI":"10.1007\/978-3-319-16214-0_42","volume-title":"Applied Reconfigurable Computing","author":"S Takamaeda-Yamazaki","year":"2015","unstructured":"Takamaeda-Yamazaki, S.: Pyverilog: a Python-based hardware design processing toolkit for Verilog HDL. In: Sano, K., Soudris, D., H\u00fcbner, M., Diniz, P.C. (eds.) ARC 2015. LNCS, vol. 9040, pp. 451\u2013460. Springer, Cham (2015). https:\/\/doi.org\/10.1007\/978-3-319-16214-0_42"},{"key":"15_CR14","doi-asserted-by":"crossref","unstructured":"Tang, J., et al.: HiVeGen-hierarchical LLM-based Verilog generation for scalable chip design. In: 2025 IEEE International Conference on LLM-Aided Design (ICLAD), pp. 30\u201336. IEEE (2025)","DOI":"10.1109\/ICLAD65226.2025.00031"},{"key":"15_CR15","unstructured":"sentence-transformers Team: all-MiniLM-L6-v2 (2024). https:\/\/huggingface.co\/sentence-transformers\/all-MiniLM-L6-v2"},{"key":"15_CR16","doi-asserted-by":"crossref","unstructured":"Thakur, S., et al.: Benchmarking large language models for automated Verilog RTL code generation. In: 2023 Design, Automation & Test in Europe Conference & Exhibition (DATE). pp.\u00a01\u20136. IEEE (2023)","DOI":"10.23919\/DATE56975.2023.10137086"},{"issue":"3","key":"15_CR17","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3643681","volume":"29","author":"S Thakur","year":"2024","unstructured":"Thakur, S., et al.: VeriGen: a large language model for Verilog code generation. ACM Trans. Des. Autom. Electron. Syst. 29(3), 1\u201331 (2024)","journal-title":"ACM Trans. Des. Autom. Electron. Syst."},{"key":"15_CR18","unstructured":"Thakur, S., Blocklove, J., Pearce, H., Tan, B., Garg, S., Karri, R.: AutoChip: automating HDL generation using LLM feedback (2023). arXiv preprint arXiv:2311.04887"},{"key":"15_CR19","unstructured":"Wei, A., et al.: VeriCoder: enhancing LLM-based RTL code generation through functional correctness validation (2025). arXiv preprint arXiv:2504.15659"},{"issue":"99","key":"15_CR20","first-page":"3","volume":"2002","author":"S Williams","year":"2002","unstructured":"Williams, S., Baxter, M.: Icarus Verilog: open-source Verilog more than a year later. Linux J. 2002(99), 3 (2002)","journal-title":"Linux J."},{"key":"15_CR21","unstructured":"Wolf, C., Glaser, J., Kepler, J.: Yosys: a free Verilog synthesis suite. In: Proceedings of the 21st Austrian Workshop on Microelectronics (Austrochip), p. 97 (2013)"},{"key":"15_CR22","unstructured":"Wong, H.: HDLBits \u2014 Verilog Practice (2024). https:\/\/hdlbits.01xz.net\/wiki\/Main_Page"},{"key":"15_CR23","doi-asserted-by":"crossref","unstructured":"Yang, Z., et al.: Exploring and unleashing the power of large language models in automated code translation. Proc. ACM Softw. Eng. 1(FSE), 1585\u20131608 (2024)","DOI":"10.1145\/3660778"},{"key":"15_CR24","doi-asserted-by":"crossref","unstructured":"Yubeaton, P., et al.: VeriThoughts: enabling automated Verilog code generation using reasoning and formal verification (2025). arXiv preprint arXiv:2505.20302","DOI":"10.52202\/085713-0288"},{"key":"15_CR25","doi-asserted-by":"crossref","unstructured":"Zhang, Y., Yu, Z., Fu, Y., Wan, C., Lin, Y.C.: MG-Verilog: multi-grained dataset towards enhanced LLM-assisted Verilog generation. In: 2024 IEEE LLM Aided Design Workshop (LAD), pp. 1\u20135. IEEE (2024)","DOI":"10.1109\/LAD62341.2024.10691738"},{"key":"15_CR26","unstructured":"Zhao, Y., et\u00a0al.: CodeV: empowering LLMs for Verilog generation through multi-level summarization. arXiv preprint arXiv:2407.10424 (2024)"},{"key":"15_CR27","doi-asserted-by":"crossref","unstructured":"Zhao, Y., Zhang, H., Huang, H., Yu, Z., Zhao, J.: MAGE: a multi-agent engine for automated RTL code generation. arXiv preprint arXiv:2412.07822 (2024)","DOI":"10.1109\/DAC63849.2025.11133191"}],"container-title":["Lecture Notes in Computer Science","Advanced Parallel Processing Technologies"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-92-4805-6_15","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,8,23]],"date-time":"2026-08-23T13:46:48Z","timestamp":1787492808000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-981-92-4805-6_15"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,8,24]]},"ISBN":["9789819248049","9789819248056"],"references-count":27,"URL":"https:\/\/doi.org\/10.1007\/978-981-92-4805-6_15","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,8,24]]},"assertion":[{"value":"24 August 2026","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"APPT","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on Advanced Parallel Processing Technologies","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Brussels","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Belgium","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2026","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"27 July 2026","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"27 July 2026","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"17","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"appt2026","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/www.appt-conference.com\/2026","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}