{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,23]],"date-time":"2026-08-23T14:30:56Z","timestamp":1787495456830,"version":"build-2736575974"},"publisher-location":"Singapore","reference-count":20,"publisher":"Springer Nature Singapore","isbn-type":[{"value":"9789819248049","type":"print"},{"value":"9789819248056","type":"electronic"}],"license":[{"start":{"date-parts":[[2026,8,24]],"date-time":"2026-08-24T00:00:00Z","timestamp":1787529600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2026,8,24]],"date-time":"2026-08-24T00:00:00Z","timestamp":1787529600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2027]]},"DOI":"10.1007\/978-981-92-4805-6_17","type":"book-chapter","created":{"date-parts":[[2026,8,23]],"date-time":"2026-08-23T13:48:16Z","timestamp":1787492896000},"page":"253-266","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["CUTE-XS: Bottleneck Analysis and\u00a0Collaborative Optimization for\u00a0Integrating CUTE Into XiangShan"],"prefix":"10.1007","author":[{"given":"Junyu","family":"Yue","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chongxi","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jinpeng","family":"Ye","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jianan","family":"Xie","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ziyang","family":"Liu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Wenqing","family":"Li","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chao","family":"Yang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Longbing","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Fuxin","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jian","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2026,8,24]]},"reference":[{"key":"17_CR1","unstructured":"Asanovic, K., Avizienis, R., Bachrach, J.: The Rocket Chip generator. Technical report, UCB\/EECS-2016-17, EECS Department, University of California, Berkeley (2016)"},{"key":"17_CR2","doi-asserted-by":"crossref","unstructured":"Bachrach, J., Vo, H., Richards, B.: Chisel: constructing hardware in a Scala embedded language. In: Proceedings of the 49th Annual Design Automation Conference, pp. 1216\u20131225 (2012)","DOI":"10.1145\/2228360.2228584"},{"issue":"5","key":"17_CR3","doi-asserted-by":"publisher","first-page":"34","DOI":"10.1109\/MM.2022.3176529","volume":"42","author":"JP de Carvalho","year":"2022","unstructured":"de Carvalho, J.P., Moreira, J.E., Amaral, J.N.: Compiling for the IBM matrix engine for enterprise workloads. IEEE Micro 42(5), 34\u201340 (2022)","journal-title":"IEEE Micro"},{"key":"17_CR4","unstructured":"Cook, H., Terpstra, W., Lee, Y.: Diplomatic design patterns: a TileLink case study. In: Workshop on Computer Architecture Research with RISC-V (2017)"},{"key":"17_CR5","doi-asserted-by":"crossref","unstructured":"Farshin, A., Roozbeh, A., Maguire\u00a0Jr., G.Q., Kosti\u0107, D.: Make the most out of last-level cache in Intel processors. In: Proceedings of the Fourteenth EuroSys Conference 2019, pp. 1\u201317 (2019)","DOI":"10.1145\/3302424.3303977"},{"key":"17_CR6","doi-asserted-by":"crossref","unstructured":"Genc, H., Kim, S., Amid, A.: Gemmini: enabling systematic deep-learning architecture evaluation via full-stack integration. In: Proceedings of the 58th Annual Design Automation Conference (2021)","DOI":"10.1109\/DAC18074.2021.9586216"},{"issue":"1","key":"17_CR7","doi-asserted-by":"publisher","first-page":"117","DOI":"10.1109\/LCA.2024.3397747","volume":"23","author":"H Kim","year":"2024","unstructured":"Kim, H., Ye, G., Wang, N., Yazdanbakhsh, A., Kim, N.S.: Exploiting Intel advanced matrix extensions (AMX) for large language model inference. IEEE Comput. Archit. Lett. 23(1), 117\u2013120 (2024)","journal-title":"IEEE Comput. Archit. Lett."},{"key":"17_CR8","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"48","DOI":"10.1007\/978-3-319-26362-5_3","volume-title":"Research in Attacks, Intrusions, and Defenses","author":"C Maurice","year":"2015","unstructured":"Maurice, C., Le Scouarnec, N., Neumann, C., Heen, O., Francillon, A.: Reverse engineering intel last-level cache complex addressing using performance counters. In: Bos, H., Monrose, F., Blanc, G. (eds.) RAID 2015. LNCS, vol. 9404, pp. 48\u201365. Springer, Cham (2015). https:\/\/doi.org\/10.1007\/978-3-319-26362-5_3"},{"key":"17_CR9","unstructured":"OpenCUTE Contributors: CUTE. Repository (2026). https:\/\/github.com\/OpenCUTE\/CUTE"},{"key":"17_CR10","unstructured":"OpenCUTE Contributors: cutetest. Repository (2026). https:\/\/github.com\/OpenCUTE\/cutetest"},{"key":"17_CR11","unstructured":"OpenXiangShan Project: XiangShan design documentation. Documentation (2024). https:\/\/github.com\/OpenXiangShan\/XiangShan-Design-Doc"},{"key":"17_CR12","unstructured":"OpenXiangShan Project: XiangShan repository. Repository (2024). https:\/\/github.com\/OpenXiangShan\/XiangShan"},{"key":"17_CR13","doi-asserted-by":"crossref","unstructured":"Qureshi, M.K., Lynch, D.N., Mutlu, O., Patt, Y.N.: A case for MLP-aware cache replacement. In: Proceedings of the 33rd Annual International Symposium on Computer Architecture, pp. 167\u2013178 (2006)","DOI":"10.1109\/ISCA.2006.5"},{"key":"17_CR14","doi-asserted-by":"crossref","unstructured":"Qureshi, M.K., Patt, Y.N.: Utility-based cache partitioning: a low-overhead, high-performance, runtime mechanism to partition shared caches. In: 39th Annual IEEE\/ACM International Symposium on Microarchitecture, pp. 423\u2013432 (2006)","DOI":"10.1109\/MICRO.2006.49"},{"key":"17_CR15","doi-asserted-by":"crossref","unstructured":"Rau, B.R.: Pseudo-randomly interleaved memory. In: Proceedings of the 18th Annual International Symposium on Computer Architecture, pp. 74\u201383 (1991)","DOI":"10.1145\/115952.115961"},{"key":"17_CR16","unstructured":"RISC-V International: The RISC-V instruction set manual, volume I: Unprivileged ISA, document version 20191213. Specification (2019). https:\/\/riscv.org\/technical\/specifications\/"},{"key":"17_CR17","doi-asserted-by":"crossref","unstructured":"Wang, K., Chen, J., Xu, Y.: XiangShan: an open-source project for high-performance RISC-V processors meeting industrial-grade standards. In: 2024 IEEE Hot Chips 36 Symposium, pp. 1\u201325 (2024)","DOI":"10.1109\/HCS61935.2024.10665293"},{"key":"17_CR18","doi-asserted-by":"crossref","unstructured":"Wilkinson, F., McIntosh-Smith, S.: An initial evaluation of Arm\u2019s scalable matrix extension. In: 2022 IEEE\/ACM International Workshop on Performance Modeling, Benchmarking and Simulation of High Performance Computer Systems, pp. 135\u2013140 (2022)","DOI":"10.1109\/PMBS56514.2022.00018"},{"key":"17_CR19","doi-asserted-by":"crossref","unstructured":"Xu, Y., Yu, Z., Tang, D.: Towards developing high-performance RISC-V processors using agile methodology. In: 2022 55th IEEE\/ACM International Symposium on Microarchitecture, pp. 1178\u20131199 (2022)","DOI":"10.1109\/MICRO56248.2022.00080"},{"key":"17_CR20","doi-asserted-by":"crossref","unstructured":"Yasin, A.: A top-down method for performance analysis and counters architecture. In: IEEE International Symposium on Performance Analysis of Systems and Software, pp. 35\u201344 (2014)","DOI":"10.1109\/ISPASS.2014.6844459"}],"container-title":["Lecture Notes in Computer Science","Advanced Parallel Processing Technologies"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-92-4805-6_17","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,8,23]],"date-time":"2026-08-23T13:48:19Z","timestamp":1787492899000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-981-92-4805-6_17"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,8,24]]},"ISBN":["9789819248049","9789819248056"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/978-981-92-4805-6_17","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,8,24]]},"assertion":[{"value":"24 August 2026","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"The authors have no competing interests to declare that are relevant to the content of this article.","order":1,"name":"Ethics","label":"Disclosure of Interests","group":{"name":"EthicsHeading","label":"Ethics"}},{"value":"The technical solution and experimental design presented in this paper were independently completed by the authors. AI tools were used solely for language polishing and formatting optimization, and did not participate in the development of the research ideas or core content.","order":2,"name":"Ethics","label":"AI Use Statement","group":{"name":"EthicsHeading","label":"Ethics"}},{"value":"APPT","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on Advanced Parallel Processing Technologies","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Brussels","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Belgium","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2026","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"27 July 2026","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"27 July 2026","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"17","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"appt2026","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/www.appt-conference.com\/2026","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}