{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,23]],"date-time":"2026-08-23T14:31:13Z","timestamp":1787495473254,"version":"build-2736575974"},"publisher-location":"Singapore","reference-count":6,"publisher":"Springer Nature Singapore","isbn-type":[{"value":"9789819248049","type":"print"},{"value":"9789819248056","type":"electronic"}],"license":[{"start":{"date-parts":[[2026,8,24]],"date-time":"2026-08-24T00:00:00Z","timestamp":1787529600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2026,8,24]],"date-time":"2026-08-24T00:00:00Z","timestamp":1787529600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2027]]},"DOI":"10.1007\/978-981-92-4805-6_42","type":"book-chapter","created":{"date-parts":[[2026,8,23]],"date-time":"2026-08-23T13:47:44Z","timestamp":1787492864000},"page":"599-606","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["RV-CIM: Energy\u2013Delay Optimized Mapping and\u00a0Architecture Co-Design for\u00a0a\u00a0RISC-V Multi-core SoC with\u00a0Configurable DCIM Cluster"],"prefix":"10.1007","author":[{"given":"Ninghui","family":"Shang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ying","family":"Liu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zecheng","family":"Zhou","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jiyong","family":"Hu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhiqiang","family":"Guo","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhiyuan","family":"Chen","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Wentao","family":"Zhao","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Guoxiang","family":"Li","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Peiyu","family":"Chen","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yufei","family":"Ma","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Le","family":"Ye","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2026,8,24]]},"reference":[{"issue":"7","key":"42_CR1","doi-asserted-by":"publisher","first-page":"3214","DOI":"10.1109\/TCSI.2024.3384271","volume":"71","author":"T Chen","year":"2024","unstructured":"Chen, T., et al.: PipeCIM: a high-throughput computing-in-memory microprocessor with nested pipeline and RISC-V extended instructions. IEEE Trans. Circuits Syst. I Regul. Pap. 71(7), 3214\u20133227 (2024)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"42_CR2","doi-asserted-by":"crossref","unstructured":"Fujiwara, H., et\u00a0al.: 34.4 A 3nm, 32.5 TOPS\/W, 55.0 TOPS\/mm 2 and 3.78 Mb\/mm 2 fully-digital compute-in-memory macro supporting INT12$$\\times $$ INT12 with a parallel-MAC architecture and foundry 6T-SRAM bit cell. In: 2024 IEEE International Solid-State Circuits Conference (ISSCC). vol.\u00a067, pp. 572\u2013574. IEEE (2024)","DOI":"10.1109\/ISSCC49657.2024.10454556"},{"key":"42_CR3","doi-asserted-by":"crossref","unstructured":"Jung, H., et al.: Accelerating deep neural networks on mobile multicore NPUs. In: Proceedings of the 21st ACM\/IEEE International Symposium on Code Generation and Optimization, pp. 236\u2013248 (2023)","DOI":"10.1145\/3579990.3580015"},{"key":"42_CR4","doi-asserted-by":"crossref","unstructured":"Shih, M.E., et al.: 20.1 NVE: A 3nm 23.2TOPS\/W 12b-Digital-CIM-based neural engine for high-resolution visual-quality enhancement on smart devices. In: 2024 IEEE International Solid-State Circuits Conference (ISSCC). vol. 67, pp. 360\u2013362 (2024)","DOI":"10.1109\/ISSCC49657.2024.10454482"},{"key":"42_CR5","doi-asserted-by":"crossref","unstructured":"Tu, F., et al.: SDP: Co-Designing Algorithm, Dataflow, and Architecture for In-SRAMSparse NN Acceleration. vol. 42, pp. 109\u2013121 (2023)","DOI":"10.1109\/TCAD.2022.3172600"},{"key":"42_CR6","doi-asserted-by":"crossref","unstructured":"Wu, Y.N., et al.: Accelergy: an architecture-level energy estimation methodology for accelerator designs. In: IEEE\/ACM International Conference on Computer-Aided Design (ICCAD) (2019)","DOI":"10.1109\/ICCAD45719.2019.8942149"}],"container-title":["Lecture Notes in Computer Science","Advanced Parallel Processing Technologies"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-92-4805-6_42","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,8,23]],"date-time":"2026-08-23T13:47:45Z","timestamp":1787492865000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-981-92-4805-6_42"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,8,24]]},"ISBN":["9789819248049","9789819248056"],"references-count":6,"URL":"https:\/\/doi.org\/10.1007\/978-981-92-4805-6_42","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,8,24]]},"assertion":[{"value":"24 August 2026","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"APPT","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on Advanced Parallel Processing Technologies","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Brussels","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Belgium","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2026","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"27 July 2026","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"27 July 2026","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"17","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"appt2026","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/www.appt-conference.com\/2026","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}