{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,3]],"date-time":"2025-11-03T10:35:10Z","timestamp":1762166110508,"version":"build-2065373602"},"publisher-location":"Singapore","reference-count":19,"publisher":"Springer Nature Singapore","isbn-type":[{"type":"print","value":"9789819510207"},{"type":"electronic","value":"9789819510214"}],"license":[{"start":{"date-parts":[[2025,11,4]],"date-time":"2025-11-04T00:00:00Z","timestamp":1762214400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2025,11,4]],"date-time":"2025-11-04T00:00:00Z","timestamp":1762214400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026]]},"DOI":"10.1007\/978-981-95-1021-4_34","type":"book-chapter","created":{"date-parts":[[2025,11,3]],"date-time":"2025-11-03T10:28:59Z","timestamp":1762165739000},"page":"419-425","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["NISA-DV: Verification Framework for\u00a0Neuromorphic Processors with\u00a0Customized ISA"],"prefix":"10.1007","author":[{"given":"Yuanfeng","family":"Luo","sequence":"first","affiliation":[]},{"given":"Zhijie","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Yi","family":"Wei","sequence":"additional","affiliation":[]},{"given":"Ping","family":"Yu","sequence":"additional","affiliation":[]},{"given":"Yang","family":"Guo","sequence":"additional","affiliation":[]},{"given":"Lei","family":"Wang","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2025,11,4]]},"reference":[{"key":"34_CR1","unstructured":"Wheeler, B.: Sifive raises risc-v performance. Microprocess. Rep.\u00a01\u20137 (2018)"},{"key":"34_CR2","doi-asserted-by":"crossref","unstructured":"Ma, D., et\u00a0al.: Darwin3: a large-scale neuromorphic chip with a novel ISA and on-chip learning. National Sci. Rev. nwae102 (2024)","DOI":"10.1093\/nsr\/nwae102"},{"key":"34_CR3","unstructured":"Wang, J., et\u00a0al.: Risc-v toolchain and agile development based open-source neuromorphic processor (2022)"},{"issue":"11","key":"34_CR4","doi-asserted-by":"publisher","first-page":"2910","DOI":"10.1109\/TPDS.2023.3307408","volume":"34","author":"Z Yang","year":"2023","unstructured":"Yang, Z., et al.: Back to homogeneous computing: a tightly-coupled neuromorphic processor with neuromorphic ISA. IEEE Trans. Parallel Distrib. Syst. 34(11), 2910\u20132927 (2023)","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"key":"34_CR5","unstructured":"chipsalliance: riscv-dv (2018). https:\/\/github.com\/chipsalliance\/riscv-dv\/. Accessed 09 Oct 2023"},{"key":"34_CR6","unstructured":"openhwgroup: force-riscv (2020). https:\/\/github.com\/openhwgroup\/force-riscv\/. Accessed 02 Feb 2022"},{"key":"34_CR7","unstructured":"riscv-software src: riscv-dv (2016). https:\/\/github.com\/riscv-software-src\/riscv-tests\/. Accessed 08 Feb 2025"},{"issue":"1","key":"34_CR8","doi-asserted-by":"publisher","first-page":"82","DOI":"10.1109\/MM.2018.112130359","volume":"38","author":"M Davies","year":"2018","unstructured":"Davies, M., et al.: Loihi: a neuromorphic manycore processor with on-chip learning. IEEE Micro 38(1), 82\u201399 (2018)","journal-title":"IEEE Micro"},{"issue":"10","key":"34_CR9","doi-asserted-by":"publisher","first-page":"1537","DOI":"10.1109\/TCAD.2015.2474396","volume":"34","author":"F Akopyan","year":"2015","unstructured":"Akopyan, F., et al.: Truenorth: design and tool flow of a 65 mw 1 million neuron programmable neurosynaptic chip. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. 34(10), 1537\u20131557 (2015)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circ. Syst."},{"issue":"5","key":"34_CR10","doi-asserted-by":"publisher","first-page":"652","DOI":"10.1109\/JPROC.2014.2304638","volume":"102","author":"SB Furber","year":"2014","unstructured":"Furber, S.B., et al.: The spinnaker project. Proc. IEEE 102(5), 652\u2013665 (2014)","journal-title":"Proc. IEEE"},{"key":"34_CR11","doi-asserted-by":"crossref","unstructured":"Gr\u00fcbl, A., et\u00a0al.: Verification and design methods for the brainscales neuromorphic hardware system. J. Signal Process. Syst. 92(11), 1277\u20131292 (2020)","DOI":"10.1007\/s11265-020-01558-7"},{"issue":"5","key":"34_CR12","doi-asserted-by":"publisher","first-page":"699","DOI":"10.1109\/JPROC.2014.2313565","volume":"102","author":"BV Benjamin","year":"2014","unstructured":"Benjamin, B.V., et al.: Neurogrid: a mixed-analog-digital multichip system for large-scale neural simulations. Proc. IEEE 102(5), 699\u2013716 (2014)","journal-title":"Proc. IEEE"},{"key":"34_CR13","doi-asserted-by":"crossref","unstructured":"Wang, L., et\u00a0al.: Lsmcore: a 69k-synapse\/mm2single-core digital neuromorphic processor for liquid state machine. IEEE Trans. Circ. Syst. I: Regul. Pap. 1976\u20131989 (2022)","DOI":"10.1109\/TCSI.2022.3147380"},{"key":"34_CR14","doi-asserted-by":"crossref","unstructured":"Pei, J., et\u00a0al.: Towards artificial general intelligence with hybrid tianjic chip architecture(article). Nature, 106\u2013111 (2019)","DOI":"10.1038\/s41586-019-1424-8"},{"key":"34_CR15","doi-asserted-by":"crossref","unstructured":"Yao, M., et\u00a0al.: Spike-based dynamic computing with asynchronous sensing-computing neuromorphic chip. Nat. Commun. 4464 (2024)","DOI":"10.1038\/s41467-024-47811-6"},{"key":"34_CR16","doi-asserted-by":"crossref","unstructured":"Chen, J., et\u00a0al.: Gaban: a generic and flexibly programmable vector neuro-processor on FPGA. In: Proceedings of the 59th ACM\/IEEE Design Automation Conference, pp. 931\u2013936. Association for Computing Machinery, New York (2022)","DOI":"10.1145\/3489517.3530561"},{"key":"34_CR17","doi-asserted-by":"crossref","unstructured":"Liu, X., et\u00a0al.: Activen: a scalable and flexibly-programmable event-driven neuromorphic processor. In: 2024 57th IEEE\/ACM International Symposium on Microarchitecture (MICRO) (2024)","DOI":"10.1109\/MICRO61859.2024.00085"},{"key":"34_CR18","doi-asserted-by":"crossref","unstructured":"Jianwei, X., et\u00a0al.: Sfanc: scalable and flexible architecture for neuromorphic computing. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 31(11), 1826\u20131838 (2023)","DOI":"10.1109\/TVLSI.2023.3282239"},{"key":"34_CR19","doi-asserted-by":"crossref","unstructured":"Valancius, S., et\u00a0al.: FPGA based emulation environment for neuromorphic architectures. In: 2020 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW), pp. 90\u201397 (2020)","DOI":"10.1109\/IPDPSW50202.2020.00022"}],"container-title":["Lecture Notes in Computer Science","Advanced Parallel Processing Technologies"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-95-1021-4_34","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,3]],"date-time":"2025-11-03T10:29:12Z","timestamp":1762165752000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-981-95-1021-4_34"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,11,4]]},"ISBN":["9789819510207","9789819510214"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/978-981-95-1021-4_34","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2025,11,4]]},"assertion":[{"value":"4 November 2025","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"APPT","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on Advanced Parallel Processing Technologies","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Athens","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Greece","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2025","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"13 July 2025","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"16 July 2025","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"16","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"appt2025","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/www.appt-conference.com\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}